SDAS236A - DECEMBER 1982 - REVISED JANUARY 1995

SN54AS885 ... JT PACKAGE

- Latchable P-Input Ports With Power-Up Clear
- Choice of Logical or Arithmetic (Two's Complement) Comparison
- Data and PLE Inputs Utilize pnp Input Transistors to Reduce dc Loading Effects
- Approximately 35% Improvement in ac Performance Over Schottky TTL While Performing More Functions
- Cascadable to n Bits While Maintaining High Performance
- 10% Less Power Than STTL for an 8-Bit Comparison
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs

#### description

These advanced Schottky devices are capable of performing high-speed arithmetic or logic comparisons on two 8-bit binary or two's complement words. Two fully decoded decisions about words P and Q are externally available at two outputs. These devices are fully expandable to any number of bits without external gates. To compare words of longer lengths, the P > QOUT and P < QOUT outputs of a stage handling less significant bits can be connected to the P > QIN and P < QIN inputs of the next stage handling more significant bits. The cascading paths are implemented with only a two-gate-level delay to reduce overall comparison times for long words. Two alternative methods of cascading are shown in application information.

The latch is transparent when P latch-enable (PLE) input is high; the P-input port is latched

when PLE is low. This provides the designer with temporary storage for the P-data word. The enable circuitry is implemented with minimal delay times to enhance performance when cascaded for longer words. The PLE, P, and Q data inputs utilize pnp input transistors to reduce the low-level current input requirement to typically -0.25 mA, which minimizes dc loading effects.

The SN54AS885 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74AS885 is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.





SN74AS885 DW OR	NT PACKAGE
(TOP VIEV	V)
$L/A \begin{bmatrix} 1 & 24 \\ 1 & 24 \end{bmatrix}$ $P < QIN \begin{bmatrix} 2 & 25 \\ 2 & 27 \end{bmatrix}$ $QT \begin{bmatrix} 4 & 24 \\ 2 & 26 \end{bmatrix}$ $QT \begin{bmatrix} 4 & 24 \\ 2 & 26 \end{bmatrix}$ $Q5 \begin{bmatrix} 6 & 19 \\ 2 & 26 \end{bmatrix}$ $Q5 \begin{bmatrix} 6 & 19 \\ 2 & 19 \end{bmatrix}$ $Q4 \begin{bmatrix} 7 & 13 \\ 2 & 28 \end{bmatrix}$ $Q2 \begin{bmatrix} 9 & 10 \\ 2 & 11 \end{bmatrix}$ $Q0 \begin{bmatrix} 11 & 14 \\ 12 \end{bmatrix}$	4 V <sub>CC</sub> 3 PLE 2 P7 1 P6 0 P5 9 P4 8 P3 7 P2 6 P1 5 P0 4 P < QOUT 3 P > QOUT
SN54AS885 FK	(PACKAGE
(TOP VIE)	N)
$ \begin{array}{c}                                     $	27 26 25 P6 24 P5 23 P4 22 NC 21 P3 20 P2 19 P1 5 17 18

NC - No internal connection

0 0

Copyright © 1995, Texas Instruments Incorporated

SDAS236A - DECEMBER 1982 - REVISED JANUARY 1995

FUNCTION TABLE									
		INF	OUTPUTS						
COMPARISON	L/A	DATA P0–P7, Q0–Q7	P > QIN P < QIN		P > QOUT	P < QOUT			
Logical	Н	P > Q	Х	Х	Н	L			
Logical	н	P < Q	Q X X		L	Н			
Logical <sup>†</sup>	H P=Q HorL Hor		H or L	H or L	H or L				
Arithmetic	L	P AG Q	Х	Х	н	L			
Arithmetic	L	Q AG P	Х	Х	L	Н			
Arithmetic <sup>†</sup>	L	P = Q	HorL	H or L	H or L	H or L			

<sup>†</sup> In these cases, P > QOUT follows P > QIN and P < QOUT follows P < QIN.

AG = arithmetically greater than

#### logic symbol<sup>‡</sup>



<sup>‡</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.



SDAS236A - DECEMBER 1982 - REVISED JANUARY 1995

#### logic diagram (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.



SDAS236A - DECEMBER 1982 - REVISED JANUARY 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, V <sub>I</sub>	
Operating free-air temperature range, TA: SN54AS885	55°C to 125°C
SN74AS885	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SN54AS885			SN74AS885			
	Γ		NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
IOH	High-level output current			-2			-2	mA
IOL	Low-level output current			20			20	mA
t <sub>su</sub> *	Setup time, data before $PLE{\downarrow}$	2		2			ns	
t <sub>h</sub> *	Hold time, data after $PLE{\downarrow}$	4.5			4			ns
TA	Operating free-air temperature	-55		125	0		70	°C

\* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54AS885			SN74AS885			
				MIN	typ‡	MAX	MIN	typ‡	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	lı = -18 mA			-1.2			-1.2	V
VOH		$V_{CC}$ = 4.5 V to 5.5 V,	$I_{OH} = -2 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2		V
VOL		V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 20 mA		0.35	0.5		0.35	0.5	V
Ц		V <sub>CC</sub> = 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA
	L/A		V <sub>1</sub> = 2.7 V			40			40	
ЧН	Others	VCC = 3.5 V,				20			20	μΑ
	L/A		V <sub>I</sub> = 0.4 V			-4			-4	
Ι <sub>ΙL</sub>	P > QIN, P < QIN	V <sub>CC</sub> = 5.5 V,				-2			-2	mA
	P, Q, PLE					-1			-1	
IO§		$V_{CC} = 5.5 V,$	V <sub>O</sub> = 2.25 V	-20		-112	-20		-112	mA
ICC		V <sub>CC</sub> = 5.5 V,	See Note 1		130	210		130	210	mA

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

\$ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I<sub>OS</sub>. NOTE 1: I<sub>CC</sub> is measured with all inputs high except LA, which is low.



SDAS236A - DECEMBER 1982 - REVISED JANUARY 1995

PARAMETER FROM TO (INPUT) (OUTPUT)	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX						UNIT
	, ,	SN54AS885			SN74AS885				
		MIN	TYP†	MAX	MIN	түр†	MAX	1	
<sup>t</sup> PLH		P < QOUT,           P > QOUT	2	8.5	14	1	8.5	13	200
<sup>t</sup> PHL	L/A		2	7.5	14	1	7.5	13	115
<sup>t</sup> PLH	P < QIN,	P < QOUT,	2	5	10	1	5	8	
<sup>t</sup> PHL	P > QIN	P > QOUT	2	5.5	10	1	5.5	8	115
tPLH	Any P or Q	P < QOUT, P > QOUT	2	13.5	21	1	13.5	17.5	200
<sup>t</sup> PHL	data input		2	10	17	1	10	15	

#### switching characteristics (see Figure 3)

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### **APPLICATION INFORMATION**

The 'AS885 can be cascaded to compare words longer than eight bits. Figure 1 shows the comparison of two 32-bit words; however, the design is expandable to n bits. Figure 1 shows the optimum cascading arrangement for comparing words of 32 bits or greater. Typical delay times shown are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  and use the standard advanced Schottky load of  $R_L = 500 \Omega$ ,  $C_L = 50 \text{ pF}$ .

Figure 2 shows the fastest cascading arrangement for comparing 16-bit or 24-bit words. Typical delay times shown are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C and use the standard advanced Schottky load of  $R_L$  = 500  $\Omega$ ,  $C_L$ = 50 pF.



SDAS236A - DECEMBER 1982 - REVISED JANUARY 1995



#### **APPLICATION INFORMATION**

Figure 1. 32-Bit to 72 (n)-Bit Magnitude Comparator



SDAS236A – DECEMBER 1982 – REVISED JANUARY 1995



**APPLICATION INFORMATION** 

Figure 2. Fastest Cascading Arrangement for Comparing 16-Bit or 24-Bit Words



SDAS236A - DECEMBER 1982 - REVISED JANUARY 1995



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_{f}$  =  $t_{f}$  = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

#### Figure 3. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated