SN10KHT5578 OCTAL TTL-TO-ECL TRANSLATOR WITH D-TYPE EDGE-TRIGGERED FLIP-FLOPS AND OUTPUT ENABLE

SDZS014A - APRIL 1990 - REVISED JANUARY 1999

- 10KH Compatible
- TTL Clock and ECL Control Inputs
- Noninverting Outputs
- Flow-Through Architecture Optimizes PCB Layout
- Center Pin V_{CC}, V_{EE}, and GND Configurations Minimize High-Speed Switching Noise
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015
- Package Options Include Plastic Small-Outline (DW) Package and Standard Plastic (NT) DIPs

description

This octal TTL-to-ECL translator is designed to provide efficient translation between a TTL signal environment and a 10KH ECL signal environment. This device is designed specifically to improve the performance and density of TTL-to-ECL CPU/bus-oriented functions such as memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

(TOP VIEW) 24 1 1D 1Q[2Q**∏** 2 23 1 2D 3Q**∏** 3 22 3D 4Q∏ 4 21 🛮 4D GND 5 20 OE(ECL) **GND** 19 VCC 6 GND [18 V_{EE} GND 8 17 CLK(TTL) 5Q**∏** 9 16 🛮 5D 6Q**∏** 10 15 6D 14 7D 7Q**[** 11 8Q**∏** 12 13 8D

DW OR NT PACKAGE

The eight flip-flops of the '5578 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs are set to the logic levels that were set up at the D inputs.

The output-control input \overline{OE} does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are off.

The SN10KHT5578 is characterized for operation from 0°C to 75°C.

FUNCTION TABLE

	OUTPUT		
ŌĒ	CLK	D	(ECL) Q
L	1	L	L
L	↑	Н	Н
L	L	Х	Q ₀
Н	Х	Х	L




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SDZS014A - APRIL 1990 - REVISED JANUARY 1999

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SN10KHT5578 OCTAL TTL-TO-ECL TRANSLATOR WITH D-TYPE EDGE-TRIGGERED FLIP-FLOPS AND OUTPUT ENABLE

SDZS014A - APRIL 1990 - REVISED JANUARY 1999

absolute maximum ratings over operating ambient temperature range (unless otherwise noted)†						
Supply voltage range, V _{CC} –0.5 V to 7 V						
Supply voltage range, VEE8 V to 0 V						
Input voltage range (TTL) (see Note 1)						
Input voltage range (ECL) V _{EE} to 0 V						
Input current range (TTL) –30 mA to 5 mA						
Current out of any output 50 mA						
Package thermal impedance, θ _{JA} (see Note 2): DW package						
NT package 67°C/W						
Storage temperature range—65°C to 150°C						

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The TTL input voltage ratings may be exceeded provided the input current ratings are observed.

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	TTL supply voltage		4.5	5	5.5	V
VEE	V _{EE} ECL supply voltage		-4.94	-5.2	-5.46	V
VIH	TTL high-level input voltage	level input voltage				V
	ECL high-level input voltage [‡]	0°C	-1170		-840	mV
VIH		25°C	-1130		-810	mV
		75°C	-1070		-735	mV
VIL	TTL low-level input voltage				0.8	V
	ECL low-level input voltage [‡]	0°C	-1950		-1480	mV
VIL		25°C	-1950	,	-1480	mV
		75°C	-1950		-1450	mV
lik	I _{IK} TTL input clamp current				-18	mA
T _A Operating ambient temperature (see Note 3)		0		75	°C	

‡ The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic levels only.

NOTE 3: Each 10KH-series circuit has been designed to meet the dc specifications shown in the electrical characteristics table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board, and transverse airflow greater than 500 linear ft/min is maintained.



^{2.} The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

SN10KHT5578

OCTAL TTL-TO-ECL TRANSLATOR WITH D-TYPE

EDGE-TRIGGERED FLIP-FLOPS AND OUTPUT ENABLE

SDZS014A – APRIL 1990 – REVISED JANUARY 1999

electrical characteristics over recommended operating ambient temperature range (unless otherwise noted)

F	PARAMETER TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT			
VIK	CLK and D inputs	$V_{CC} = 4.5 \text{ V},$	V _{EE} = -4.94 V,	I _I = –18 mA				-1.2	V
II	CLK and D inputs	V _{CC} = 5.5 V,	V _{EE} = −5.46 V,	V _I = 7 V				0.1	mA
	CLK and D inputs	$V_{CC} = 5.5 \text{ V},$	$V_{EE} = -5.46 \text{ V},$	V _I = 2.7 V				20	
l		$V_{CC} = 5.5 \text{ V},$	$V_{EE} = -5.46 \text{ V},$	$V_{I} = -840 \text{ mV}$	0°C			350	
lήΗ	OE input	$V_{CC} = 5.5 \text{ V},$	$V_{EE} = -5.46 \text{ V},$	$V_{I} = -810 \text{ mV}$	25°C			350	μΑ
		$V_{CC} = 5.5 \text{ V},$	$V_{EE} = -5.46 \text{ V},$	$V_{I} = -735 \text{ mV}$	75°C			350	
	CLK and D inputs	$V_{CC} = 5.5 \text{ V},$	$V_{EE} = -5.46 \text{ V},$	V _I = 0.5 V				-0.5	mA
ļ	OE input	V _{CC} = 5.5 V, V		V _I = -1950 mV	0°C	0.5			
[†] 1∟			$V_{EE} = -5.46 \text{ V},$		25°C	0.5			μА
					75°C	0.5			
			$V_{EE} = -5.2 \text{ V} \pm 5\%,$	See Note 4	0°C	-1020		-840	
VOH [‡]		$V_{CC} = 4.5 \text{ V}, \qquad V_{EE} = -5$			25°C	-980		-810	mV
					75°C	-920		-735	
					0°C	-1950		-1630	
V _{OL} ‡		$V_{CC} = 4.5 \text{ V}, \qquad V_{EE} = -5.2 \text{ V} \pm $	$V_{EE} = -5.2 \text{ V} \pm 5\%$,	5.2 V ± 5%, See Note 4	25°C	-1950		-1630	mV
					75°C	-1950		-1600	
ICCH		$V_{CC} = 5.5 \text{ V},$	$V_{EE} = -5.46 \text{ V}$				17.5	25	mA
ICCL		V _{CC} = 5.5 V,	V _{EE} = -5.46 V				15	22	mA
IEE		V _{CC} = 5.5 V,	V _{EE} = -5.46 V				-104	-149	mA
Ci		V _{CC} = 5 V,	$V_{EE} = -5.2 \text{ V},$	f = 10 MHz			4		pF

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $V_{EE} = -5.2 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended operating conditions

			MIN	MAX	UNIT	
fclock	f _{clock} Clock frequency			180	MHz	
t _W	Pulse duration, CLK	High	4		ns	
		Low	4			
t _{su}	Setup time, data before CLK↑	High	1.5		ns	
		Low	2.5			
th	Hold time, data after CLK↑	High	1		ns	
		Low	1		113	

switching characteristics over recommended ranges of supply voltage and operating ambient temperature (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP	MAX	UNIT
f _{max}			180			MHz
^t PLH	CLK	0	0.8	2.2	4	
^t PHL		Q	0.8	2.1	3.8	ns
^t PLH	05	0	0.5	1.4	3.2	
^t PHL	OE	Q	0.5	1.7	3.3	ns
t _r		Y		1.5		ns
t _f		Y		1.5		ns


[†] All typical values are at $V_{CC} = 5$ V, $V_{EE} = -5.2$ V, $T_A = 25$ °C.



[‡] The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic levels only. NOTE 4: Outputs are terminated through a 50-Ω resistor to -2 V.

SDZS014A - APRIL 1990 - REVISED JANUARY 1999

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. For TTL inputs, input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r = 2.5 ns, t_f = 2.5 ns.
 - B. For ECL inputs, input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f = 1.5 \text{ ns}$, $t_f = 1.5 \text{ ns}$.
 - C. Waveform 1 is for an output with internal conditions such that the output is high except when disabled by $\overline{\text{OE}}$.
 - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated