SN54ACT16240, 74ACT16240 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCAS137C – JULY 1989 – REVISED NOVEMBER 1996

 Members of the Texas Instruments Widebus[™] Family Inputs Are TTL-Voltage Compatible 	SN54ACT16240 WD PACKAGE 74ACT16240 DL PACKAGE (TOP VIEW)
 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers 	$1\overline{OE} \begin{bmatrix} 1 & 48 \\ 48 \end{bmatrix} 2\overline{OE}$ $1Y1 \begin{bmatrix} 2 & 47 \\ 141 \end{bmatrix} 1A1$
 Flow-Through Architecture Optimizes PCB Layout 	1Y2 [] 3 46]] 1A2 GND [] 4 45]] GND
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 	1Y3 [] 5 44 [] 1A3 1Y4 [] 6 43 [] 1A4
 EPIC ™ (Enhanced-Performance Implanted CMOS) 1-µm Process 	V _{CC} [] 7 42] V _{CC} 2Y1 [] 8 41] 2A1
 500-mA Typical Latch-Up Immunity at 125°C 	2Y2 [] 9 40 [] 2A2 GND [] 10 39 [] GND 2Y3 [] 11 38 [] 2A3
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Packages Using 	213 [] 11 38 [] 243 2Y4 [] 12 37 [] 2A4 3Y1 [] 13 36 [] 3A1
25-mil Center-to-Center Pin Spacings and 380-mil Fine-Pitch Ceramic Flat (WD)	3Y2 [] 14 35 [] 3A2 GND [] 15 34 [] GND
Packages Using 25-mil Center-to-Center Spacings	3Y3 16 33 3A3 3Y4 17 32 3A4
description	V _{CC} [] 18 31 [] V _{CC} 4Y1 [] 19 30 [] 4A1
The SN54ACT16240 and 74ACT16240 are 16-bit buffers or line drivers designed specifically to improve both the performance and density of	4Y2
3-state memory address drivers, clock drivers,	4Y4 🛛 23 26 🗍 4A4

active-low output-enable (\overline{OE}) inputs. The 74ACT16240 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area.

The SN54ACT16240 is characterized for operation over the full military temperature range of -55° C to 125° C. The 74ACT16240 is characterized for operation from -40° C to 85° C.

FUNCTION TABLE (each section)										
INP	INPUTS OUTPUT									
OE	Α	Y								
L	Н	L								
L	L	н								
н	Х	Z								



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

and bus-oriented receivers and transmitters. The

devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide inverting outputs and symmetrical

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

25 30E

40E 🛛 24

SN54ACT16240, 74ACT16240 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCAS137C – JULY 1989 – REVISED NOVEMBER 1996

logic symbol[†]


1 <mark>0E</mark>	1	EN1				
2 <mark>0E</mark>	48	EN2				
3 <mark>0</mark> E	25	EN3				
4 <mark>0</mark> E	24	EN4				
40L				_		
1A1	47	┍┶──	1	1▽	2	1Y1
1A2	46		•	1 V	3	1Y2
1A2	44				5	1Y3
1A3	43	┣───			6	1Y4
	41	┣───	1	2 □	8	
2A1	40	┣──		2 ▽	9	2Y1
2A2	38	┣───			11	2Y2
2A3	37	┣──			12	2Y3
2A4	36	└───			13	2Y4
3A1	35	└──	1	3 ▽	14	3Y1
3A2	33	└──			16	3Y2
3A3	32	ļ			17	3Y3
3A4	30	ļ			19	3Y4
4A1	29		1	4 ▽	20	4Y1
4A2	27				20	4Y2
4A3	26				22	4Y3
4A4	20				23	4Y4

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN54ACT16240, 74ACT16240 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCAS137C – JULY 1989 – REVISED NOVEMBER 1996

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)0.	.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)0.	.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND	±400 mA
Maximum package power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): DL package	1.2 W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



recommended operating conditions (see Note 3)

		SN54ACT16240			74ACT16240			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2		2	2			V
VIL	Low-level input voltage		hi.	0.8			0.8	V
VI	Input voltage	0	R	VCC	0		VCC	V
Vo	Output voltage	0	1	VCC	0		VCC	V
ЮН	High-level output current		2	-24			-24	mA
IOL	Low-level output current	Č	2	24			24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
ТА	Operating free-air temperature	-55		125	-40		85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	T,	ן = 25°C	;	SN54AC	Г16240	74ACT16240		LINUT
PARAMETER		Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	10	4.5 V	4.4			4.4		4.4		
	I _{OH} = -50 μA	5.5 V	5.4			5.4		5.4		
Veu	lou - 24 mA	4.5 V	3.94			3.7		3.8		V
VOH	I _{OH} = -24 mA	5.5 V	4.94			4.7		4.8		v
	$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V				3.85				
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
	101 - 50 110	4.5 V			0.1		0.1		0.1	v
	I _{OL} = 50 μA	5.5 V			0.1		0.1		0.1	
Vei	I _{OL} = 24 mA	4.5 V			0.36	Q	0.5		0.44	
VOL		5.5 V			0.36	(C)	0.5		0.44	
	$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V				202	1.65			
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V				A.			1.65	
lj	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μA
I _{OZ}	$V_{O} = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, I_{O} = 0$	5.5 V			8		160		80	μΑ
∆lCC‡	One input at 3.4 V, Other inputs at VCC or GND	5.5 V			0.9		1		1	mA
Ci	$V_I = V_{CC}$ or GND	5.5 V		4.5						pF
Co	$V_{O} = V_{CC}$ or GND	5 V		12						pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то		_ = 25°C	;	SN54AC1	Г16240	74ACT	16240	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	А	v	2.3	5	7.7	2	9.5	2.3	8.5	
^t PHL	A	ř	4.1	6.7	9.2	3	11.5	4.1	10.2	ns
^t PZH		v	2.6	5.6	8.5	2	10.1	2.6	9.4	20
^t PZL	OE	Ť	3.3	6.7	10.2	2.5	12.2	3.3	11.4	ns
^t PHZ	OE	v	5.9	8.3	11	4.5	12.7	5.9	12	ns
^t PLZ	ÛE	ř	5.1	7.4	9.9	4	12	5.1	10.7	115

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER			TEST COM	TYP	UNIT	
	Device dissinction conscitance per driver	Outputs enabled	Ci = 50 pF. f = 1 MHz		38	ъĘ
Cpd	Power dissipation capacitance per driver	Outputs disabled	C _L = 50 pF,	t = 1 MHz	9	рг



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: $PRR \le 1$ MHz, $Z_O = 50 \Omega$, $t_f = 3$ ns, $t_f = 3$ ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated