SN54ABT16240A, SN74ABT16240A 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS095G - DECEMBER 1991 - REVISED OCTOBER 1998

SN54ABT16240A . . . WD PACKAGE • **Members of the Texas Instruments** SN74ABT16240A . . . DGG, DGV, OR DL PACKAGE Widebus[™] Family (TOP VIEW) State-of-the-Art *EPIC-*II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation 1 OE II 48 20E Typical V_{OLP} (Output Ground Bounce) < 1 V 1Y1 2 47 1A1 at V_{CC} = 5 V, T_A = 25° C 1Y2 3 46 1A2 GND 4 45 GND Distributed V_{CC} and GND Pin Configuration • 1Y3 5 44 🛛 1A3 **Minimizes High-Speed Switching Noise** 1Y4 🛛 6 43 🛛 1A4 Flow-Through Architecture Optimizes PCB V_{CC} [] 7 42 VCC Layout 2Y1 8 41 🛛 2A1 • High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL}) 2Y2 9 40 2A2 Latch-Up Performance Exceeds 500 mA GND 10 39 GND Per JESD 17 2Y3 🛛 38 2A3 11 2Y4 🛛 12 ESD Protection Exceeds 2000 V Per 37 2A4 3Y1 🛛 13 MIL-STD-883, Method 3015; Exceeds 200 V 36 3A1 3Y2 [Using Machine Model (C = 200 pF, R = 0) 14 35 🛛 3A2 GND [] 15 34 GND Package Options Include Plastic Shrink 3Y3 16 33 🛛 3A3 Small-Outline (DL), Thin Shrink 3Y4 117 32 3A4 Small-Outline (DGG), and Thin Very 31 V_{CC} V_{CC} [18 Small-Outline (DGV) Packages and 380-mil 4Y1 19 30 4A1 Fine-Pitch Ceramic Flat (WD) Package 4Y2 20 29 4A2 Using 25-mil Center-to-Center Spacings GND 21 28 GND 4Y3 22 27 4A3

description

The 'ABT16240A devices are 16-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide inverting outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

4Y4 23

40E 24 26 4A4

25 30E

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16240A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16240A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54ABT16240A, SN74ABT16240A 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS095G – DECEMBER 1991 – REVISED OCTOBER 1998

FUNC	TION	TABLE
(oach	1-bit	huffor)

(each 4-bit buffer)							
INP	UTS	OUTPUT					
OE	Α	Y					
L	Н	L					
L	L	Н					
Н	Х	Z					


logic symbol[†]

1 <mark>0E</mark>	1	EN1				
2 <mark>0E</mark>	48	EN2				
3 <mark>0E</mark>	25	EN3				
4 <u>0</u> E	24	EN4				
40E				_		
1A1	47	┍┻━━	1	1 ▽	2	2 — 1Y1
1A2	46			I V	3	
1A2	44					5 1Y3
1A3	43				e	5 1Y4
2A1	41		1	2 ▽	8	
2A1	40	├──		- •	S) - 2Y2
2A2	38				11	– 2Y3
2A3 2A4	37				12	213 - 2Y4
2A4 3A1	36		1	3 ▽	13	3 3Y1
3A2	35			J v	14	1 - 3Y2
3A3	33				16	5 3Y3
3A4	32	<u> </u>			17	- 3Y4
4A1	30	<u> </u>	1	4 ▽	19	
4A1	29	<u> </u>			20	
4A2	27	<u> </u>			22	2 4Y3
4A3 4A4	26				23	
-1-1-1						414

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, VI (see Note 1) –(0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, Vo	5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT16240A	96 mA
SN74ABT16240A	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ_{JA} (see Note 2): DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T _{stg} 65°	

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SN54ABT16240A, SN74ABT16240A **16-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS095G - DECEMBER 1991 - REVISED OCTOBER 1998

recommended operating conditions (see Note 3)

					SN74ABT	16240A	UNIT
			MIN	MAX	MIN	MAX	UNIT
V _{CC}	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	V _{IH} High-level input voltage		2		2		V
VIL	IL Low-level input voltage			0.8		0.8	V
VI	VI Input voltage		0	VCC	0	VCC	V
ЮН	IOH High-level output current			-24		-32	mA
IOL	L Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Т _А	Operating free-air temperature	r temperature		125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	RAMETER TES			т	A = 25°C	;	SN54ABT	16240A	A SN74ABT16240A		UNIT
PARA	METER	IESI CO	NDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MIN MAX	
Vik		V _{CC} = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V
		V _{CC} = 4.5 V,	I _{OH} = –3 mA	2.5			2.5		2.5		
\/		V _{CC} = 5 V,	I _{OH} = –3 mA	3			3		3		V
VOH		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2				v
		VCC = 4.5 V	I _{OH} = -32 mA	2*					2		
Va			I _{OL} = 48 mA			0.55		0.55			V
VOL		V _{CC} = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	v
V _{hys}					100						mV
lj		V _{CC} = 5.5 V,	$V_I = V_{CC} \text{ or } GND$			±1		±1		±1	μA
IOZH		V _{CC} = 5.5 V,	V _O = 2.7 V			10		10		10	μA
I _{OZL}		V _{CC} = 5.5 V,	$V_{O} = 0.5 V$			-10		-10		-10	μA
loff		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} \leq 4.5 \text{ V}$			±100				±100	μA
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μΑ
10‡		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
		V _{CC} = 5.5 V,	Outputs high			3		3		3	
ICC		$I_{O} = 0,$	Outputs low			34		34		34	mA
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled			3		3		3	
	Data	$V_{CC} = 5.5 V$, One input at 3.4 V,	Outputs enabled			1		1.5		1	
∆ICC§	inputs	Other inputs at V _{CC} or GND	Outputs disabled			0.05		1		0.05	mA
	Control inputs	V_{CC} = 5.5 V, One in Other inputs at V_{CC}				1.5		1.5		1.5	
Ci	-	V _I = 2.5 V or 0.5 V			3.5						pF
Co		$V_{O} = 2.5 \text{ V or } 0.5 \text{ V}$			7.5						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5$ V.

[‡]Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SN54ABT16240A, SN74ABT16240A **16-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS SCBS095G - DECEMBER 1991 - REVISED OCTOBER 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER								
	FROM (INPUT)	TO (OUTPUT)	V(Tj	CC = 5 V A = 25°C	l, ;	MIN M	MAX	UNIT
			MIN	TYP	MAX			
^t PLH	A	~	0.8	2.7	3.8	0.8	4.8	ns
^t PHL		Ι	1.1	3.1	4.3	1.1	4.9	115
^t PZH	ŌĒ	V	1.3	3.3	4.3	1.3	5.4	ns
tPZL		I	1.4	3.4	6.2	1.4	7.2	115
^t PHZ	OE	v	1.6	3.6	6.2	1.6	7.2	ns
^t PLZ	UE	ſ	1.4	3	5.1	1.4	5.7	115


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)							
		TO (OUTPUT)	V(T/	CC = 5 V A = 25°C	/, ;	MIN	МАХ	UNIT
			MIN	TYP	MAX			
^t PLH	A	v	1	2.7	3.8	1	4.7	ns
^t PHL			1.1	3.1	4.3	1.1	4.8	115
^t PZH	ŌĒ	v	1.3	3.3	4.3	1.3	5.3	ns
^t PZL		I	1.4	3.4	6.2	1.4	7.1	115
^t PHZ	OE	×	1.6	3.6	4.8	1.6	6.1	ns
^t PLZ	UE	I	1.4	3	5.1	1.4	5.6	115



SN54ABT16240A, SN74ABT16240A **16-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCBS095G - DECEMBER 1991 - REVISED OCTOBER 1998



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated