SCLS256G - DECEMBER 1995 - REVISED JANUARY 2000

- *EPIC*<sup>™</sup> (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

#### description

The 'AHC125 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable ( $\overline{OE}$ ) input is high. When  $\overline{OE}$  is low, the respective gate passes the data from the A input to its Y output.


To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54AHC125 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74AHC125 is characterized for operation from  $-40^{\circ}$ C to 85°C.

SN54AHC125 J OR W PACKAGE	
SN74AHC125 D, DB, DGV, N, OR PW PACK	AGE
(TOP VIEW)	

	(10		L.,	
10E 1A 1Y 20E 2A 2Y GND	2 3 4	Ο	12 11	V <u>CC</u>   4OE   4A   4Y   3OE   3A   3Y

SN54AHC125 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

	(each buffer)								
	INP	UTS	OUTPUT						
	OE	Α	Y						
Γ	L	Н	Н						
	L	L	L						
	Н	х	Z						

FUNCTION TABLE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.


SCLS256G - DECEMBER 1995 - REVISED JANUARY 2000


#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

#### logic diagram (positive logic)





Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1)		
Output voltage range, V <sub>O</sub> (see Note 1)		
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)		
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>C</sub>	c)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$		
Continuous current through V <sub>CC</sub> or GND		±50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2)	: D package	
	DB package	
	DGV package	127°C/W
	N package	80°C/W
	PW package	113°C/W
Storage temperature range, T <sub>stg</sub>		

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SCLS256G - DECEMBER 1995 - REVISED JANUARY 2000

#### recommended operating conditions (see Note 3)

			SN54A	SN54AHC125 SN74AHC125			N54AHC125 SN74AHC	HC125	LINUT
			MIN	MIN MAX MIN MAX		MAX	UNIT		
VCC	Supply voltage		2	5.5	2	5.5	V		
		V <sub>CC</sub> = 2 V	1.5		1.5				
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V		
		V <sub>CC</sub> = 5.5 V	3.85		3.85				
		V <sub>CC</sub> = 2 V		0.5		0.5			
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	V		
		V <sub>CC</sub> = 5.5 V		1.65		1.65			
VI	Input voltage		0	5.5	0	5.5	V		
Vo	Output voltage		0	VCC	0	VCC	V		
		$V_{CC} = 2 V$		-50		-50	μA		
ЮН	High-level output current	$V_{CC}$ = 3.3 V ± 0.3 V		-4		-4	mA		
		$V_{CC}$ = 5 V ± 0.5 V		-8		-8	mA		
		$V_{CC} = 2 V$		50		50	μΑ		
IOL	Low-level output current	$V_{CC}$ = 3.3 V ± 0.3 V		4		4	mA		
		$V_{CC}$ = 5 V ± 0.5 V		8		8	mA		
A#/A	longit transition rise or fell rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	204		
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC}$ = 5 V ± 0.5 V		20		20	ns/V		
TA	Operating free-air temperature		-55	125	-40	85	°C		

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	Т	λ = 25°C	;	SN54A	HC125	SN74AI	HC125	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		2.9		
∨он		4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		
	I <sub>OL</sub> = 50 μA	2 V			0.1		0.1		0.1	
		3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1		0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36		0.5		0.44	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5		0.44	
l	$V_{I} = V_{CC} \text{ or } GND$	0 V to 5.5 V			±0.1		±1*		±1	μA
I <sub>OZ</sub>	$V_{O} = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		40		40	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		4	10				10	pF

\* On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0$  V.



SCLS256G – DECEMBER 1995 – REVISED JANUARY 2000

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

00	· ·		, (	0	,						
PARAMETER	FROM	то	LOAD	Τ <sub>4</sub>	λ = 25°C	;	SN54A	HC125	SN74A	HC125	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 15 pF		5.6*	8*	1*	9.5*	1	9.5	ns
<sup>t</sup> PHL	~	I	0L = 13 pr		5.6*	8*	1*	9.5*	1	9.5	115
<sup>t</sup> PZH	OE	Y	C <sub>L</sub> = 15 pF		5.4*	8*	1*	9.5*	1	9.5	ns
tPZL	UE	I	0L = 13 pr		5.4*	8*	1*	9.5*	1	9.5	115
<sup>t</sup> PHZ	OE	Y	C <sub>L</sub> = 15 pF		7*	9.7*	1*	11.5*	1	11.5	ns
t <sub>PLZ</sub>	0E	I	0L = 15 pr		7*	9.7*	1*	11.5*	1	11.5	115
<sup>t</sup> PLH	A	Y	$C_{1} = 50  pF$		8.1	11.5	1	13	1	13	ns
t <sub>PHL</sub>	~	I	0L = 30 pi		8.1	11.5	1	13	1	13	115
<sup>t</sup> PZH	OE	Y	C <sub>L</sub> = 50 pF		7.9	11.5	1	13	1	13	ns
tPZL	UE	I	0L = 30 pi		7.9	11.5	1	13	1	13	115
<sup>t</sup> PHZ	OE	Y	C <sub>I</sub> = 50 pF		9.5	13.2	1	15	1	15	ns
t <sub>PLZ</sub>		1	0L = 30 pr		9.5	13.2	1	15	1	15	115
<sup>t</sup> sk(o)	OE	Y	C <sub>L</sub> = 50 pF			1.5**				1.5	ns

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

	FROM TO LOAD		T,	ן = 25°C	;	SN54A	HC125	SN74A	HC125		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE			APACITANCE MIN		MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 15 pF		3.8*	5.5*	1*	6.5*	1	6.5	ns
<sup>t</sup> PHL	A	T	CL = 15 pr		3.8*	5.5*	1*	6.5*	1	6.5	115
<sup>t</sup> PZH	OE	Y	C <sub>I</sub> = 15 pF		3.6*	5.1*	1*	6*	1	6	ns
<sup>t</sup> PZL	OE	T	CL = 15 pr		3.6*	5.1*	1*	6*	1	6	115
<sup>t</sup> PHZ	OE	Y	C <sub>I</sub> = 15 pF		4.6*	6.8*	1*	8*	1	8	ns
<sup>t</sup> PLZ		OE	I	CL = 15 pr		4.6*	6.8*	1*	8*	1	8
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 50 pF		5.3	7.5	1	8.5	1	8.5	ns
<sup>t</sup> PHL	A	I	CL = 30 pr		5.3	7.5	1	8.5	1	8.5	115
<sup>t</sup> PZH	<u> </u>	Y	C <sub>L</sub> = 50 pF		5.1	7.1	1	8	1	8	ns
<sup>t</sup> PZL	OE	I	CL = 30 pr		5.1	7.1	1	8	1	8	115
<sup>t</sup> PHZ	ŌĒ	Y	C <sub>I</sub> = 50 pF		6.1	8.8	1	10	1	10	ns
<sup>t</sup> PLZ		T	0L = 30 hr		6.1	8.8	1	10	1	10	115
<sup>t</sup> sk(o)			CL = 50 pF			1**				1	ns

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.



## SN54AHC125, SN74AHC125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS SCLS256G – DECEMBER 1995 – REVISED JANUARY 2000

## noise characteristics, V\_{CC} = 5 V, C\_L = 50 pF, T\_A = 25^{\circ}C (see Note 4)

		SN74AHC125		
FARAIVIETER	MIN	MAX	UNIT	
Quiet output, maximum dynamic V <sub>OL</sub>		0.8	V	
Quiet output, minimum dynamic V <sub>OL</sub>		-0.8	V	
Quiet output, minimum dynamic V <sub>OH</sub>	4.4		V	
High-level dynamic input voltage	3.5		V	
Low-level dynamic input voltage		1.5	V	
	Quiet output, minimum dynamic V <sub>OL</sub> Quiet output, minimum dynamic V <sub>OH</sub> High-level dynamic input voltage	PARAMETER MIN   Quiet output, maximum dynamic V <sub>OL</sub> Quiet output, minimum dynamic V <sub>OL</sub> Quiet output, minimum dynamic V <sub>OH</sub> 4.4   High-level dynamic input voltage 3.5	PARAMETER   MIN   MAX     Quiet output, maximum dynamic V <sub>OL</sub> 0.8     Quiet output, minimum dynamic V <sub>OL</sub> -0.8     Quiet output, minimum dynamic V <sub>OH</sub> 4.4     High-level dynamic input voltage   3.5	


NOTE 4: Characteristics are for surface-mount packages only.

## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = $25^{\circ}$ C

PARAMETER		TEST C	ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	14	pF



SCLS256G - DECEMBER 1995 - REVISED JANUARY 2000



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated