- *EPIC*<sup>TM</sup> (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

### description

These octal buffers/drivers are designed specifically to improve the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

The 'AHC240 devices are organized as two 4-bit buffers/line drivers with separate output-enable  $(\overline{OE})$  inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54AHC240 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74AHC240 is characterized for operation from  $-40^{\circ}$ C to 85°C.

#### FUNCTION TABLE (each 4-bit buffer/driver)

	ITS	OUTPUT
ŌE	A	Y
L	Н	L
L	L	н
н	Х	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54AHC240 J OR W PACKAGE
SN74AHC240 DB, DGV, DW, N, OR PW PACKAGE
(TOP VIEW)

	(	,	
1OE [ 1A1 [ 2Y4 [ 1A2 [ 2Y3 [ 1A3 [ 2Y2 [ 1A4 [ 2Y1 [	5 6	18 17 16 15 14 13	V <u>CC</u> 2OE 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4
2Y1 [ GND [	9 10	12 11	1Y4 2A1
	L		

#### SN54AHC240 . . . FK PACKAGE (TOP VIEW)




Copyright © 2000, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

## SN54AHC240, SN74AHC240 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCLS251F - OCTOBER 1995 - REVISED JANUARY 2000

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Input voltage range, V <sub>I</sub> (see Note 1) Output voltage range, V <sub>O</sub> (see Note 1) Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0) Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> ) Continuous current through V <sub>CC</sub> or GND Package thermal impedance, $\theta_{JA}$ (see Note 2): DB DG DW	-0.5 V to 7 V -0.5 V to 7 V -0.5 V to 7 V -0.5 V to V <sub>CC</sub> + 0.5 V -20 mA ±20 mA ±25 mA ±75 mA package 70°C/W V package 92°C/W / package 58°C/W
	package
· · · · ·	/ package
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SCLS251F - OCTOBER 1995 - REVISED JANUARY 2000

### recommended operating conditions (see Note 3)

			SN54A	SN54AHC240		N54AHC240 SN74AHC240			LINUT
			MIN	MAX	MIN MAX		UNIT		
Vcc	Supply voltage		2	5.5	2	5.5	V		
		V <sub>CC</sub> = 2 V	1.5		1.5				
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V		
		V <sub>CC</sub> = 5.5 V	3.85		3.85				
		$V_{CC} = 2 V$		0.5		0.5			
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	V		
		V <sub>CC</sub> = 5.5 V		1.65		1.65	1		
VI	Input voltage	-	0	5.5	0	5.5	V		
Vo	Output voltage		0	VCC	0	VCC	V		
	High-level output current	$V_{CC} = 2 V$		-50		-50	μA		
ЮН		$V_{CC}$ = 3.3 V ± 0.3 V		-4		-4			
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	mA		
		$V_{CC} = 2 V$		50		50	μΑ		
IOL	Low-level output current	$V_{CC}$ = 3.3 V ± 0.3 V		4		4	mA		
		$V_{CC} = 5 V \pm 0.5 V$		8		8	mA		
A # / A	Input transition rise or fell rate	$V_{CC}$ = 3.3 V ± 0.3 V		100		100	200		
$\Delta t / \Delta v$	Input transition rise or fall rate $V_{CC} = 5 V \pm 0$			20		20	ns/V		
TA	Operating free-air temperature		-55	125	-40	85	°C		

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	Т	<b>₄ = 25°C</b>	;	SN54A	HC240	SN74AHC240		UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		2.9		
∨он		4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1		0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36		0.5		0.44	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5		0.44	
lj	$V_I = V_{CC}$ or GND	0 V to 5.5 V			±0.1		±1*		±1	μA
loz†	$V_{O} = V_{CC}$ or GND, VI (OE) = VIL or VIH	5.5 V			±0.25		±2.5		±2.5	μΑ
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			4		40		40	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		2.5	10				10	pF
Co	$V_{O} = V_{CC} \text{ or } GND$	5 V		3.5						pF

\* On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0 V$ .

<sup>†</sup> The parameter I<sub>OZ</sub> includes the input leakage current.



## SN54AHC240, SN74AHC240 **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCLS251F - OCTOBER 1995 - REVISED JANUARY 2000

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

00	•		, (	-	-						
DADAMETED	FROM	то	LOAD	Τ <sub>4</sub>	λ = 25°C	;	SN54A	HC240	SN74A	HC240	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MIN MAX	
<sup>t</sup> PLH		Y	Ci = 15 pE		5.3*	7.5*	1*	9*	1	9	20
<sup>t</sup> PHL	A	T	C <sub>L</sub> = 15 pF		5.3*	7.5*	1*	9*	1	9	ns
<sup>t</sup> PZH	OE	Y	C <sub>L</sub> = 15 pF		6.6*	10.6*	1*	12.5*	1	12.5	ns
<sup>t</sup> PZL	OE	T	CL = 15 pr		6.6*	10.6*	1*	12.5*	1	12.5	115
<sup>t</sup> PHZ	OE	Y	C <sub>L</sub> = 15 pF		7.8*	11.5*	1*	12.5*	1	12.5	ns
<sup>t</sup> PLZ	OE	T	CL = 15 pr		7.8*	11.5*	1*	12.5*	1	12.5	115
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 50 pF		7.8	11	1	12.5	1	12.5	ns
<sup>t</sup> PHL			CL = 30 pr		7.8	11	1	12.5	1	12.5	115
<sup>t</sup> PZH	OE	Y	C <sub>L</sub> = 50 pF		9.1	14.1	1	16	1	16	ns
<sup>t</sup> PZL	UE UE		CL = 30 pr		9.1	14.1	1	16	1	16	115
<sup>t</sup> PHZ	OE	Y	C <sub>I</sub> = 50 pF		10.3	14	1	16	1	16	ns
<sup>t</sup> PLZ			0L = 30 pr		10.3	14	1	16	1	16	115
<sup>t</sup> sk(o)			C <sub>L</sub> = 50 pF			1.5**				1.5	ns

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	TO LOAD		O LOAD $T_A = 25^{\circ}C$		;	SN54A	HC240	SN74A	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 15 pF		3.6*	5.5*	1*	6.5*	1	6.5	ns
<sup>t</sup> PHL		г	CL = 15 pr		3.6*	5.5*	1*	6.5*	1	6.5	115
<sup>t</sup> PZH	OE	Y	Y CI = 15 pF		4.7*	7.3*	1*	8.5*	1	8.5	ns
<sup>t</sup> PZL	UE	ř	CL = 15 pr		4.7*	7.3*	1*	8.5*	1	8.5	115
<sup>t</sup> PHZ	OE	Y	C <sub>L</sub> = 15 pF		5.2*	7.2*	1*	8.5*	1	8.5	ns
<sup>t</sup> PLZ	OE	I	CL = 15 pr		5.2*	7.2*	1*	8.5*	1	8.5	115
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 50 pF		5.1	7.5	1	8.5	1	8.5	ns
<sup>t</sup> PHL		I	CL = 30 pr		5.1	7.5	1	8.5	1	8.5	115
<sup>t</sup> PZH	OE	Y	C <sub>L</sub> = 50 pF		6.2	9.3	1	10.5	1	10.5	ns
<sup>t</sup> PZL		I	CL = 30 pr		6.2	9.3	1	10.5	1	10.5	115
<sup>t</sup> PHZ	OE	OF Y	C <sub>I</sub> = 50 pF		6.7	9.2	1	10.5	1	10.5	200
<sup>t</sup> PLZ	OE	T	0L = 30 pr		6.7	9.2	1	10.5	1	10.5	ns
<sup>t</sup> sk(o)			C <sub>L</sub> = 50 pF			1**				1	ns

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.



## noise characteristics, V\_{CC} = 5 V, C\_L = 50 pF, T\_A = 25^{\circ}C (see Note 4)

	PARAMETER				UNIT
	FARAMETER	MIN TYP MAX		UNIT	
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.6		V
VOL(V)	Quiet output, minimum dynamic V <sub>OL</sub>		-0.6		V
VOH(V)	Quiet output, minimum dynamic V <sub>OH</sub>		4.6		V
VIH(D)	High-level dynamic input voltage	3.5			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			1.5	V

NOTE 4: Characteristics are for surface-mount packages only.


## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = $25^{\circ}$ C

	PARAMETER	TEST CO	ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	10	pF



SN54AHC240, SN74AHC240 **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCLS251F - OCTOBER 1995 - REVISED JANUARY 2000



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated