SN54AHC540, SN74AHC540 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCLS260H – DECEMBER 1995 – REVISED JANUARY 2000

- *EPIC*<sup>™</sup> (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

#### description

The 'AHC540 octal buffers/drivers are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.


The 3-state control gate is a two-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE1}$  or  $\overline{OE2}$ ) input is high, all corresponding outputs are in the high-impedance state. The outputs provide inverted data when they are not in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN54AHC540 J OR W PACKAGE
SN74AHC540 DB, DGV, DW, N, OR PW PACKAGE
(TOP VIEW)

	(	,	
OE1		20	]v <sub>cc</sub>
A1	2	19	] OE2
A2	<b>[</b> ] 3	18	] Y1
A3	4	17	] Y2
A4	5	16	] Y3
A5	6	15	] Y4
A6	<b>[</b> 7	14	] Y5
A7	8 ]	13	] Y6
A8	9	12	] Y7
GND	10	11	] Y8

SN54AHC540 . . . FK PACKAGE (TOP VIEW)



The SN54AHC540 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHC540 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each buffer/driver)									
INPUTS		OUTPUT							
OE2	Α	Y							
L	L	Н							
L	Н	L							
Х	Х	Z							
Н	Х	Z							
	(each bu INPUTS OE2 L L X	(each buffer/dri INPUTS DE2 A L L L H X X							



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2000, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

## SN54AHC540, SN74AHC540 **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS


SCLS260H - DECEMBER 1995 - REVISED JANUARY 2000

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage range, $V_{CC}$
Dutput clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) ±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$ ±25 mA
Continuous current through V <sub>CC</sub> or GND
Package thermal impedance, $\theta_{JA}$ (see Note 2): DB package
DGV package
DW package
N package
PW package
Storage temperature range, T <sub>stg</sub>

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SCLS260H - DECEMBER 1995 - REVISED JANUARY 2000

#### recommended operating conditions (see Note 3)

			SN54A	SN54AHC540 SN74AHC540			LINUT
			MIN	MAX	MAX MIN MAX		UNIT
VCC	Supply voltage		2	5.5	2	5.5	V
		V <sub>CC</sub> = 2 V	1.5		1.5		V
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		
		V <sub>CC</sub> = 5.5 V	3.85		3.85		
		$V_{CC} = 2 V$		0.5		0.5	
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	V
		V <sub>CC</sub> = 5.5 V		1.65		1.65	
VI	Input voltage		0	5.5	0	5.5	V
VO	Output voltage		0	VCC	0	VCC	V
	High-level output current	$V_{CC} = 2 V$		-50		-50	μΑ
ЮН		$V_{CC}$ = 3.3 V ± 0.3 V		-4		-4	
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	mA
		$V_{CC} = 2 V$		50		50	μΑ
IOL	Low-level output current	$V_{CC}$ = 3.3 V ± 0.3 V		4		4	~ ^
		$V_{CC}$ = 5 V ± 0.5 V		8		8	mA
A # / A	Innut transition rise or fall rate	$V_{CC}$ = 3.3 V ± 0.3 V		100		100	ns/V
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC}$ = 5 V ± 0.5 V		20		20	
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	Т	<b>₄ = 25°C</b>	;	SN54A	HC540	SN74AI	HC540	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		2.9		
∨он		4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		
		2 V			0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1	V
VOL		4.5 V			0.1		0.1		0.1	
	I <sub>OL</sub> = 4 mA	3 V			0.36		0.5		0.44	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5		0.44	
Ц	$V_I = V_{CC}$ or GND	0 V to 5.5 V			±0.1		±1*		±1	μA
loz†	$V_{O} = V_{CC}$ or GND, VI (OE) = VIL or VIH	5.5 V			±0.25		±2.5		±2.5	μΑ
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			4		40		40	μA
Ci	$V_I = V_{CC}$ or GND	5 V		2	10				10	pF
Co	$V_{O} = V_{CC}$ or GND	5 V		4						pF

\* On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0 V$ .

<sup>†</sup> For I/O pins, the parameter I<sub>OZ</sub> includes the input leakage current.



## SN54AHC540, SN74AHC540 **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCLS260H - DECEMBER 1995 - REVISED JANUARY 2000

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

00	•		7 (	-	-						
PARAMETER	FROM	то	LOAD	Τį	<b>√</b> = 25°C	;	SN54A	HC540	SN74A	HC540	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	٨	Y	C <sub>I</sub> = 15 pF		4.8*	7*	1*	8.5*	1	8.5	ns
<sup>t</sup> PHL	A	I	0L = 13 bh		4.8*	7*	1*	8.5*	1	8.5	115
<sup>t</sup> PZH	OE	Y	$C_{\rm L} = 15  \rm pE$		6.8*	10.5*	1*	12.5*	1	12.5	ns
t <sub>PZL</sub>	OE	ř	C <sub>L</sub> = 15 pF		6.8*	10.5*	1*	12.5*	1	12.5	115
<sup>t</sup> PHZ	OE	Y	C <sub>I</sub> = 15 pF		6.8*	10.5*	1*	12.5*	1	12.5	ns
<sup>t</sup> PLZ	OE	I	0L = 15 pr		6.8*	10.5*	1*	12.5*	1	12.5	115
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 50 pF		7.3	10.5	1	12	1	12	ns
<sup>t</sup> PHL	~	I	0L = 30 pi		7.3	10.5	1	12	1	12	115
<sup>t</sup> PZH	OE	Y	$C_{1} = 50  pF$		8	14	1	16	1	16	ns
t <sub>PZL</sub>	OE	I	CL = 30 pr		8	14	1	16	1	16	115
<sup>t</sup> PHZ	OE	Y	C <sub>L</sub> = 50 pF		8	15.4	1	17.5	1	17.5	ns
<sup>t</sup> PLZ		1	Ο <sub>L</sub> = 50 μr		8	15.4	1	17.5	1	17.5	115
<sup>t</sup> sk(o)			C <sub>L</sub> = 50 pF			1.5**				1.5	ns

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	Т	T <sub>A</sub> = 25°C		SN54A	HC540	SN74A	HC540	LINUT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 15 pF		3.7*	5*	1*	6*	1	6	ns
<sup>t</sup> PHL	A	T	CL = 15 pr		3.7*	5*	1*	6*	1	6	115
<sup>t</sup> PZH	OE	Y	C <sub>I</sub> = 15 pF		4.7*	7.2*	1*	8.5*	1	8.5	ns
<sup>t</sup> PZL	ÛE	I	0L = 13 pr		4.7*	7.2*	1*	8.5*	1	8.5	115
<sup>t</sup> PHZ	OE	Y	C <sub>L</sub> = 15 pF		4.5*	6.8*	1*	8*	1	8	ns
<sup>t</sup> PLZ	UE	I	CL = 15 pl		4.5*	6.8*	1*	8*	1	8	115
<sup>t</sup> PLH	A	Y	$C_{1} = 50  pF$		5.2	7	1	8	1	8	ns
<sup>t</sup> PHL	~	I	0L = 30 pi		5.2	7	1	8	1	8	115
<sup>t</sup> PZH	OE	Y	$C_{I} = 50 \text{ pF}$		6.2	9.2	1	10.5	1	10.5	ns
<sup>t</sup> PZL			CL = 50 pF		6.2	9.2	1	10.5	1	10.5	115
<sup>t</sup> PHZ	OE	OF Y	C <sub>I</sub> = 50 pF		6	8.8	1	10	1	10	ns
<sup>t</sup> PLZ	OE	1	0L = 30 pi		6	8.8	1	10	1	10	113
<sup>t</sup> sk(o)			C <sub>L</sub> = 50 pF			1**				1	ns

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.



## noise characteristics, V\_{CC} = 5 V, C\_L = 50 pF, T\_A = 25^{\circ}C (see Note 4)

	PARAMETER				
	PARAMETER		MAX	UNIT	
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.8	V	
VOL(V)	Quiet output, minimum dynamic V <sub>OL</sub>		-0.8	V	
VOH(V)	Quiet output, minimum dynamic V <sub>OH</sub>	4.7		V	
VIH(D)	High-level dynamic input voltage	3.5		V	
VIL(D)	Low-level dynamic input voltage		1.5	V	

NOTE 4: Characteristics are for surface-mount packages only.


### operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = $25^{\circ}$ C

	PARAMETER		ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	12	pF



SN54AHC540, SN74AHC540 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS260H – DECEMBER 1995 – REVISED JANUARY 2000



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated