SCLS264L - DECEMBER 1995 - REVISED JANUARY 2000

- **EPIC™** (Enhanced-Performance Implanted **CMOS) Process**
- Inputs Are TTL-Voltage Compatible
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015
- **Package Options Include Plastic** Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs


description

The 'AHCT125 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high. When \overline{OE} is low, the respective gate passes the data from the A input to its Y output.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54AHCT125 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AHCT125 is characterized for operation from -40°C to 85°C.

SN54AHCT125 . . . J OR W PACKAGE SN74AHCT125 . . . D, DB, DGV, N, OR PW PACKAGE (TOP VIEW)



SN54AHCT125 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE (each buffer)

INP	JTS	OUTPUT
OE	Α	Υ
L	Н	Н
L	L	L
Н	Χ	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC is a trademark of Texas Instruments Incorporated



SN54AHCT125, SN74AHCT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS


SCLS264L - DECEMBER 1995 - REVISED JANUARY 2000

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.



SCLS264L - DECEMBER 1995 - REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		0.5 V to 7 V
Output voltage range, VO (see Note 1)		$0.5 V$ to $V_{CC} + 0.5 V$
Input clamp current, I _{IK} (V _I < 0)		
Output clamp current, IOK (VO < 0 or VO > VCO	5)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	······	±25 mA
Continuous current through V _{CC} or GND		±50 mA
Package thermal impedance, θ_{JA} (see Note 2):	D package	86°C/W
•	DB package	96°C/W
	DGV package	127°C/W
	N package	80°C/W
	PW package	113°C/W
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

		SN54AHCT125		SN74AH	UNIT	
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
VO	Output voltage	0	Vcc	0	VCC	V
loh	High-level output current		-8		-8	mA
loL	Low-level output current		8		8	mA
Δt/Δν	Input transition rise or fall rate		20		20	ns/V
TA	Operating free-air temperature	– 55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54AHCT125, **SN74AHCT125 QUADRUPLE BUS BUFFER GATES** WITH 3-STATE OUTPUTS

SCLS264L - DECEMBER 1995 - REVISED JANUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T _A = 25°C			SN54AHCT125		SN74AHCT125		UNIT
PARAMETER	TEST CONDITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Vari	I _{OH} = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
VOH	$I_{OH} = -8 \text{ mA}$	4.5 V	3.94			3.8		3.8		V
Vai	I _{OL} = 50 μA	4.5 V			0.1		0.1		0.1	V
VOL	I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44	v
lį	V _I = V _{CC} or GND	0 V to 5.5 V			±0.1		±1*		±1	μΑ
I _{OZ}	$V_O = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		20		20	μΑ
ΔICC [†]	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35		1.5		1.5	mA
C _i	V _I = V _{CC} or GND	5 V		4	10				10	pF
Co	$V_O = V_{CC}$ or GND	5 V		15						pF

 $^{^{*}}$ On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	ом то		LOAD T _A =	T _A = 25°C		SN54AHCT125		SN74AHCT125		UNIT																	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT																	
tPLH	А	Υ	C _I = 15 pF		3.8**	5.5**	1**	6.5**	1	6.5	ns																	
^t PHL	Α	'	CL = 13 pr		3.8**	5.5**	1**	6.5**	1	6.5	115																	
^t PZH	ŌĒ	Y	C _L = 15 pF		3.6**	5.1**	1**	6**	1	6	ns																	
t _{PZL}	OE	Y			3.6**	5.1**	1**	6**	1	6	115																	
^t PHZ	ŌĒ	Y	Y C _L = 15 pF		4.6**	6.8**	1**	8**	1	8	ns																	
t _{PLZ}	OE		CL = 15 pr		4.6**	6.8**	1**	8**	1	8																		
^t PLH		V	C: 50 pF		5.3	7.5	1	8.5	1	8.5																		
t _{PHL}	А	Y	Ť		'	'	'	'	'		'		'	1	•	'	r	ī		C _L = 50 pF		5.3	7.5	1	8.5	1	8.5	ns
^t PZH	ŌĒ	Y	C 50 pF		5.1	7.1	1	8	1	8	no																	
tPZL	OE		C _L = 50 pF		5.1	7.1	1	8	1	8	ns																	
^t PHZ	OF	Y	Y C _L = 50 pF	OE Y C ₁ = 50 pF	6.1	8.8	1	10	1	10	ns																	
t _{PLZ}					'	'	'	CL = 50 pr		6.1	8.8	1	10	1	10	115												
tsk(o)			C _L = 50 pF			1***				1	ns																	

^{**} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, $V_{CC} = 5 \text{ V}$, $C_L = 50 \text{ pF}$, $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER		SN74AHCT125		
	PARAINETER	MIN			
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.8	V	
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.8	V	
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	4.4		V	
VIH(D)	High-level dynamic input voltage	2		V	
V _{IL(D)}	Low-level dynamic input voltage		0.8	V	

NOTE 4: Characteristics are for surface-mount packages only.




 $[\]dagger$ This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V $_{
m CC}$.

^{***} On products compliant to MIL-PRF-38535, this parameter does not apply.

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	No load, f = 1 MHz	14	pF

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 3 ns. $t_f \leq$ 3 ns.
 - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated