#### SN54AHCT540, SN74AHCT540 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCLS268J – DECEMBER 1995 – REVISED JANUARY 2000

• *EPIC*<sup>™</sup> (Enhanced-Performance Implanted CMOS) Process

- Inputs Are TTL-Voltage Compatible
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

#### description

The 'AHCT540 octal buffers/drivers are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.

The 3-state control gate is a two-input AND gate with active-low inputs so that if either output-enable ( $\overline{OE1}$  or  $\overline{OE2}$ ) input is high, all corresponding outputs are in the high-impedance state. The outputs provide inverted data when they are not in the high-impedance state.

SN54AHCT540 J OR W PACKAGE									
SN74AHCT540	. DB, DGV, DW, N, OR PW PACKAGE								
(TOP VIEW)									

	(101	vi <b>L</b> )	
OE1 [ A1 [ A2 [ A3 [ A4 [ A5 [ A7 [ A8 [ GND ]	1 2 3 4 5 6 7 8 9 10	20 19 18 17 16 15 14 13 12 11	V <sub>CC</sub>   OE2   Y1   Y2   Y3   Y4   Y5   Y6   Y7   Y8

SN54AHCT540 . . . FK PACKAGE (TOP VIEW)

	A2 A1 0E1 0E2 0E2	
A3		/1
A3 A4 A5 A6 A7	ן 5 17	(2
A5		/3
A6	ן 15 <u>ר</u>	(4
A7		/5
	9 10 11 12 13	
	А8 GND Y8 Y7 Y6	

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54AHCT540 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHCT540 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each buffer/driver)									
INPUTS OUTPUT									
OE1	OE2	Α	Y						
L	L	L	Н						
L	L	Н	L						
н	Х	Х	Z						
Х	Н	Х	Z						

-----



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright  $\circledast$  2000, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

## SN54AHCT540, SN74AHCT540 **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS


SCLS268J – DECEMBER 1995 – REVISED JANUARY 2000

#### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



**To Seven Other Channels** 

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage range, V <sub>CC</sub>	
Output voltage range, V <sub>O</sub> (see Note 1)	–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub>	)
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V <sub>CC</sub> or GND	±75 mA
	DB package
	DGV package
	DW package 58°C/W
	N package 69°C/W
	PW package
Storage temperature range, T <sub>stg</sub>	

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



#### recommended operating conditions (see Note 3)

		SN54AHCT540		SN74AHCT540		UNIT
		MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
VO	Output voltage	0	VCC	0	VCC	V
ЮН	High-level output current		-8		-8	mA
IOL	Low-level output current		8		8	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		20		20	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vcc	T,	<b>₄ = 25°C</b>	;	SN54AHCT540		SN74AHCT540		UNIT
PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	IOH = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
VOH	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		v
Ve	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		0.1	V
VOL	I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.44		0.44	v
li li	$V_I = V_{CC}$ or GND	0 V to 5.5 V			±0.1		±1*		±1	μΑ
I <sub>OZ</sub>	$V_{O} = V_{CC} \text{ or } GND$	5.5 V			±0.25		±2.5		±2.5	μA
ICC	$V_I = V_{CC} \text{ or } GND,  I_O = 0$	5.5 V			4		40		40	μA
∆lcc‡	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			1.35		1.5		1.5	mA
Ci	$V_I = V_{CC}$ or GND	5 V		2	10				10	pF
Co	$V_{O} = V_{CC} \text{ or } GND$	5 V		4						pF

\* On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC}$  = 0 V.

<sup>†</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.



## SN54AHCT540, SN74AHCT540 **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCLS268J – DECEMBER 1995 – REVISED JANUARY 2000

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

00	-											
DADAMETER	FROM	то	LOAD	Τ <sub>4</sub>	λ = 25°C	;	SN54AH	CT540	SN74AH	CT540		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
<sup>t</sup> PLH	A	Y	C: _ 15 pE		4*	6*	1*	7.5*	1	7.5	20	
<sup>t</sup> PHL		T	C <sub>L</sub> = 15 pF		4*	6*	1*	7.5*	1	7.5	ns	
<sup>t</sup> PZH	OE	Y	Ci - 15 pE		5.5*	8*	1*	9*	1	9	ns	
<sup>t</sup> PZL		T	C <sub>L</sub> = 15 pF		5.5*	8*	1*	9*	1	9	115	
<sup>t</sup> PHZ		Y	$C_{1} = 15 \text{ pc}$		5*	8*	1*	9*	1	9	ns	
<sup>t</sup> PLZ		T	C <sub>L</sub> = 15 pF		5*	8*	1*	9*	1	9	115	
<sup>t</sup> PLH	A	Y	C <sub>1</sub> = 50 pF		6	8.5	1	10	1	10	ns	
<sup>t</sup> PHL		ſ	0L = 50 pr	0L = 30 pi		6	8.5	1	10	1	10	115
<sup>t</sup> PZH	OE	Y			7.5	11	1	12	1	12	ns	
<sup>t</sup> PZL	1 OE	UE	I	Y C <sub>L</sub> = 50 pF		7.5	11	1	12	1	12	115
<sup>t</sup> PHZ	OE	Y	C <sub>L</sub> = 50 pF		8	11	1	12	1	12	ns	
<sup>t</sup> PLZ		I I	$C_{L} = 50 \text{ pr}$		8	11	1	12	1	12	115	
<sup>t</sup> sk(o)			C <sub>L</sub> = 50 pF			1**				1	ns	


\* On products compliant to MIL-PRF-38535, this parameter is not production tested. \*\* On products compliant to MIL-PRF-38535, this parameter does not apply.

### operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

	PARAMETER	TEST CO	ONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	12	pF



PARAMETER MEASUREMENT INFORMATION



- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
  - D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated