SN54AHC16240, SN74AHC16240 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS326G - MARCH 1996 - REVISED JANUARY 2000

- Members of the Texas Instruments Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V_{CC}
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

The 'AHC16240 devices are 16-bit buffers and line drivers designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. They provide inverting outputs and symmetrical active-low output-enable (OE) inputs.

SN54AHC16240 . . . WD PACKAGE SN74AHC16240 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)

		-			
1 OE	1	O	48	þ	2 <mark>OE</mark>
1Y1	2		47		1A1
1Y2	3		46		1A2
GND	4		45		GND
1Y3	5		44		1A3
1Y4	6		43		1A4
v _{cc} l	7		42		V_{CC}
2Y1	8		41		2A1
2Y2	9		40		2A2
GND	10		39	0	GND
2Y3	11		38		2A3
2Y4	12		37		2A4
3Y1	13		36	0	3A1
3Y2	14		35	0	3A2
GND	15		34		GND
3Y3	16		33		3A3
3Y4	17		32		3A4
Vcc	18		31	0	V_{CC}
4Y1	19		30	0	4A1
4Y2	20			_	4A2
GND	_				GND
4Y3	_			ᆮ	4A3
4Y4	_			_	4 <u>A4</u>
40E	24		25	Ц	3 <mark>OE</mark>

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54AHC16240 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHC16240 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each 4-bit buffer/driver)

INP	JTS	OUTPUT
OE	Α	Y
L	Н	L
L	L	Н
Н	Χ	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC and Widebus are trademarks of Texas Instruments Incorporated.



SN54AHC16240, SN74AHC16240 **16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS**

SCLS326G - MARCH 1996 - REVISED JANUARY 2000


logic symbol†



 $[\]ensuremath{^{\dagger}}$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		0.5 V to 7 V
Input voltage range, V _I (see Note 1)		–0.5 V to 7 V
Output voltage range, VO (see Note 1)		0.5 V to V _{CC} + 0.5 V
Input clamp current, $I_{ K }(V_{ C } < 0)$		—20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	;)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$		±25 mA
Continuous current through each V _{CC} or GND		±75 mA
Package thermal impedance, θ _{JA} (see Note 2):	DGG package	70°C/W
•	DGV package	58°C/W
	DL package	63°C/W
Storage temperature range, T _{stq}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SN54AHC16240, SN74AHC16240 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS326G - MARCH 1996 - REVISED JANUARY 2000

recommended operating conditions (see Note 3)

			SN54AH	C16240	SN74AH0	16240	UNIT
			MIN MAX 2 5.5		MIN	MAX	UNII
Vcc	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
VIН	High-level input voltage	V _{CC} = 3 V	2.1		2.1		V
$V_{CC} = 5.5 \text{ V}$ $V_{CC} = 2 \text{ V}$ $V_{CC} = 3 \text{ V}$ $V_{CC} = 3 \text{ V}$ $V_{CC} = 5.5 \text{ V}$ $V_{I} \qquad \text{Input voltage}$ $V_{O} \qquad \text{Output voltage}$ $V_{CC} = 2 \text{ V}$	V _{CC} = 5.5 V	3.85		3.85			
		V _{CC} = 2 V		0.5		0.5	
VIL	IL Low-level input voltage	V _{CC} = 3 V		0.9		0.9	V
		V _{CC} = 5.5 V		1.65		1.65	
٧ _I	Input voltage		0	5.5	0	5.5	V
٧o	Output voltage		0.4	Vcc	0	VCC	V
		V _{CC} = 2 V	(2)	-50		-50	μΑ
IOH	High-level output current	$V_{CC} = 3.3 \pm 0.3 \text{ V}$	700	-4		-4	mA
		$V_{CC} = 5 \pm 0.5 \text{ V}$	S. S	-8		-8	IIIA
		V _{CC} = 2 V		50		50	μΑ
lOL	Low-level output current	$V_{CC} = 3.3 \pm 0.3 \text{ V}$		4		4	mA
		$V_{CC} = 5 \pm 0.5 \text{ V}$		8		8	IIIA
A+/A>	Input transition rise or fall rate	$V_{CC} = 3.3 \pm 0.3 \text{ V}$		100		100	ns/V
ΔυΔν	Δt/Δv Input transition rise or fall rate	$V_{CC} = 5 \pm 0.5 \text{ V}$		20		20	115/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T,	_λ = 25°C	;	SN54AH0	16240	SN74AHC16240		UNIT	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
		2 V	1.9	2		1.9		1.9			
	I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9			
Vон		4.5 V	4.4	4.5		4.4		4.4		V	
	I _{OH} = -4 mA	3 V	2.58			2.48		2.48			
	I _{OH} = -8 mA	4.5 V	3.94			3.8	4	3.8			
		2 V			0.1		0.1		0.1		
	I _{OL} = 50 μA	3 V			0.1	0.1			0.1		
V_{OL}		4.5 V			0.1	7	0.1		0.1	V	
V _{OL}	I _{OL} = 4 mA	3 V			0.36	5	0.5		0.44		
	I _{OL} = 8 mA	4.5 V			0.36	30	0.5		0.44		
Ц	V _I = V _{CC} or GND	0 V to 5.5 V			±0.1	Q	±1*		±1	μΑ	
loz	V _O <u>= V</u> _{CC} or GND, V _I (OE) = V _{IL} or V _{IH}	5.5 V			±0.25		±2.5		±2.5	μΑ	
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ	
Ci	V _I = V _{CC} or GND	5 V		2.5	10				10	pF	
Co	VO = VCC or GND	5 V		3.5						pF	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 \text{ V}$.



SCLS326G - MARCH 1996 - REVISED JANUARY 2000

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	LOAD T _A = 25°C		SN54AHC16240		SN74AHC16240		UNIT											
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII										
^t PLH	Α	Y	C _I = 15 pF		5.3*	8.4*	1*	10*	1	10	ns										
^t PHL	A	ı	CL = 15 pr		5.3*	8.4*	1*	10*	1	10	115										
^t PZH	ŌE	Y	C _I = 15 pF		6.6*	10.6*	1*	12.5*	1	12.5	ns										
t _{PZL}	OE	ı	CL = 15 pr		6.6*	10.6*	1*	12.5*	1	12.5	115										
^t PHZ	ŌE	Y	C _I = 15 pF		7.8*	11.5*	1*	12.5*	1	12.5	ns										
t _{PLZ}	OE	'	<u> </u>	•	•	1	1	ı	'	'	'	'	CL = 15 pr		7.8*	11.5*	1* 4	12.5*	1	12.5	110
^t PLH	Α	Y	C _I = 50 pF		7.8	11.9*	1	13.5	1	13.5	ns										
^t PHL	A	'	CL = 50 pr		7.8	11.9	770	13.5	1	13.5	110										
^t PZH	ŌE	Y	C _I = 50 pF		9.1	14.1	^O 1	16	1	16	ns										
t _{PZL}	OE	'	CL = 50 pr		9.1	14.1	1	16	1	16	115										
^t PHZ	ŌĒ	Y	C _I = 50 pF		10.3	14	1	16	1	16	ns										
t _{PLZ}	OE Y	OE Y	CL = 50 pr		10.3	14	1	16	1	16	115										
tsk(o)			C _L = 50 pF			1.5**				1.5	ns										

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	TA	= 25°C	;	SN54AH0	C16240	SN74AHC	16240	UNIT							
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONII							
tPLH	А	Y	C _L = 15 pF		3.6*	6*	1*	7*	1	6.5	ns							
t _{PHL}	Α	T	CL = 15 pr		3.6*	6*	1*	7*	1	6.5	110							
^t PZH	ŌĒ	Y	C _I = 15 pF		4.7*	7.3*	1*	8.5*	1	8.5	ns							
tPZL	OE	'	CL = 15 pr		4.7*	7.3*	1*	8.5*	1	8.5	110							
t _{PHZ}	ŌĒ	Y	C _I = 15 pF		5.2*	7.2*	1*	8.5*	1	8.5	ns							
t _{PLZ}	OE	'	'	ľ	ı	I	I	Į į	!	OL = 15 pr		5.2*	7.2*	1* 2	8.5*	1	8.5	115
t _{PLH}	А	Y	C _I = 50 pF		5.1	8	1	9	1	8.5	ns							
t _{PHL}	A	ı	CL = 50 pr		5.1	8)7 _G	9	1	8.5	115							
^t PZH	ŌĒ	Y	C _I = 50 pF		6.2	9.3	⁰ 1	10.5	1	10.5	no							
tPZL	OE	T	CL = 50 pr		6.2	9.3	1	10.5	1	10.5	ns							
t _{PHZ}	ŌE	Y	C _I = 50 pF		6.7	9.2	1	10.5	1	10.5	no							
tPLZ	OE		CL = 50 pr		6.7	9.2	1	10.5	1	10.5	ns							
tsk(o)			C _L = 50 pF			1**				1	ns							

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



^{**} On products compliant to MIL-PRF-38535, this parameter does not apply.

^{**} On products compliant to MIL-PRF-38535, this parameter does not apply.

SN54AHC16240, SN74AHC16240 **16-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS SCLS326G - MARCH 1996 - REVISED JANUARY 2000

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 4)

	PARAMETER		SN74AHC16240				
	PARAMETER	MIN	TYP	MAX	UNIT		
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.6		V		
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.6		V		
VOH(V)	Quiet output, minimum dynamic VOH		4.6		V		
VIH(D)	High-level dynamic input voltage	3.5			V		
V _{IL(D)}	Low-level dynamic input voltage			1.5	V		


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	No load, f = 1 MHz	10	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated