SN54AHC16540, SN74AHC16540 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS331F - MARCH 1996 - REVISED JANUARY 2000

- Members of the Texas Instruments Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V_{CC}
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

These 16-bit buffers and bus drivers provide a high-performance bus interface for wide data paths.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all corresponding outputs are in the high-impedance state.

SN54AHC16540 . . . WD PACKAGE SN74AHC16540 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)

_	ΠТ	\supset	L
10E1	1 `	48	1 0E 2
1Y1 [2	47] 1A1
1Y2	3	46	1A2
GND L	4	45	GND
1Y3 L	5	44	1A3
1Y4 L	6	43] 1A4
v _{cc} [7	42	v_{cc}
1Y5 L	8	41	1A5
1Y6	9	40	1A6
GND [10	39	GND
1Y7 [11	38] 1A7
1Y8 🛚	12	37	1A8
2Y1 [13	36	2A1
2Y2 [14	35	2A2
GND [15	34	GND
2Y3 [16	33	2A3
2Y4 [17	32	2A4
v _{cc} [18	31	$]_{V_{CC}}$
2Y5 [19	30	2A5
2Y6 [20	29	2A6
GND [21	28	GND
2Y7 [22	27	2A7
2Y8 [23	26] 2A8
20E1	24	25	2 <u>OE</u> 2

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54AHC16540 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHC16540 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each 8-bit buffer/driver)

	INPUTS	ОИТРИТ	
OE1	OE2	Α	Y
L	L	L	Н
L	L	Н	L
Н	X	Χ	Z
Х	Н	Χ	Z




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SCLS331F - MARCH 1996 - REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	0.5 V to 7 V
Output voltage range, V _O (see Note 1)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through each V _{CC} or GND	±75 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG pa	ckage 70°C/W
DGV pag	ckage 58°C/W
DL pack	age 63°C/W
Storage temperature range, T _{sto}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions (see Note 3)

		SN54AHC1654		SN54AHC16540 SN74AHC16540		UNIT
		MIN	MAX	MIN	MAX	UNII
Supply voltage		2	5.5	2	5.5	V
	V _{CC} = 2 V	1.5		1.5		
High-level input voltage	V _{CC} = 3 V	2.1		2.1		V
	V _{CC} = 5.5 V	3.85		3.85		
	V _{CC} = 2 V		0.5		0.5	
/ _{IL} Low-level input voltage	V _{CC} = 3 V		0.9		0.9	V
	V _{CC} = 5.5 V		1.65		1.65	
Input voltage	-	00	5.5	0	5.5	V
Output voltage		.0	Vcc	0	VCC	V
	V _{CC} = 2 V	79	-50		-50	μΑ
High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	NO.	-4		-4	mA
	$V_{CC} = 5 V \pm 0.5 V$	4	-8		-8	IIIA
	V _{CC} = 2 V		50		50	μΑ
Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mA
	$V_{CC} = 5 V \pm 0.5 V$		8		8	IIIA
lanut transition rise or fall rate	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	no/\/
input transition rise of fall fate	$V_{CC} = 5 V \pm 0.5 V$		20		20	ns/V
Operating free-air temperature		-55	125	-40	85	°C
	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current	High-level input voltage	Supply voltage $ \begin{array}{c c} & & & & & \\ Supply voltage & & & 2 \\ \hline \\ High-level input voltage & & & V_{CC} = 2 \ V & & 1.5 \\ \hline \\ V_{CC} = 3 \ V & & 2.1 \\ \hline \\ V_{CC} = 5.5 \ V & & 3.85 \\ \hline \\ V_{CC} = 2 \ V & & \\ \hline \\ V_{CC} = 3 \ V & \\ \hline \\ V_{CC} = 3 \ V & \\ \hline \\ V_{CC} = 5.5 \ V & \\ \hline \\ Input voltage & & 0 \\ \hline \\ Output voltage & & 0 \\ \hline \\ Output voltage & & 0 \\ \hline \\ U_{CC} = 5.5 \ V & \\ \hline \\ V_{CC} = 3.3 \ V & \\ \hline \\ V_{CC} = 3.3 \ V \pm 0.3 \ V & \\ \hline \\ V_{CC} = 5 \ V \pm 0.5 \ V & \\ \hline \\ Input transition rise or fall rate & & V_{CC} = 3.3 \ V \pm 0.3 \ V & \\ \hline \\ V_{CC} = 5 \ V \pm 0.5 \ V & \\ \hline \\ V_{CC} = 5 \ V \pm 0.5 \ V & \\ \hline \\ V_{CC} = 5 \ V \pm 0.5 \ V & \\ \hline \\ V_{CC} = 5 \ V \pm 0.5 \ V & \\ \hline \\ V_{CC} = 5 \ V \pm 0.5 \ V & \\ \hline \end{array} $	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

^{2.} The package thermal impedance is calculated in accordance with JESD 51.

SN54AHC16540, SN74AHC16540 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS331F - MARCH 1996 - REVISED JANUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	Vaa	T,	չ = 25°C	;	SN54AH0	C16540	SN74AHC16540		UNIT		
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT		
		2 V	1.9	2		1.9		1.9				
	I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9				
Voн		4.5 V	4.4	4.5		4.4		4.4		V		
	I _{OH} = -4 mA	3 V	2.58			2.48		2.48				
	I _{OH} = -8 mA	4.5 V	3.94			3.8	4	3.8				
		2 V			0.1		0.1		0.1			
	I _{OL} = 50 μA	3 V			0.1		0.1	0.1				
VoL		4.5 V			0.1		0.1		0.1	V		
	I _{OL} = 4 mA	3 V			0.36	3	0.5		0.44			
	I _{OL} = 8 mA	4.5 V			0.36	90	0.5		0.44			
ΙĮ	V _I = V _{CC} or GND	0 V to 5.5 V			±0.1	Q V	±1*		±1	μΑ		
loz	$V_O = V_{CC}$ or GND, $V_I (\overline{OE}) = V_{IL}$ or V_{IH}	5.5 V			±0.25		±2.5		±2.5	μΑ		
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μΑ		
Ci	V _I = V _{CC} or GND	5 V		2	10				10	pF		
Co	$V_O = V_{CC}$ or GND	5 V		3						pF		

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested at V_{CC} = 0 V.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T,	_A = 25°(3	SN54AH	C16540	SN74AHC	16540	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONIT
t _{PLH}	А	Υ	C 15 pE		4.8**	8.4**	1**	10**	1	10	no
tPHL	A	T	C _L = 15 pF		4.8**	8.4**	1**	10**	1	10	ns
^t PZH	ŌĒ	Υ	C: -15 pE		6.8**	10.6**	1**	12.5**	1	12.5	20
tPZL	OE	T	C _L = 15 pF		6.8**	10.6**	1**	12.5**	1	12.5	ns
t _{PHZ}	ŌĒ	Υ	C 15 pE		6.8**	11.5**	1**	12.5**	1	12.5	20
t _{PLZ}	OE	T	C _L = 15 pF		6.8**	11.5**	1**	12.5**	1	12.5	ns
t _{PLH}	Δ	Υ	0. 50.55		7.7	11	1	12.5	1	12.5	
tPHL	Α	Ť	C _L = 50 pF		7.3	11	231	12.5	1	12.5	ns
^t PZH	ŌĒ	Y	C: 50 pF		9.7	14.1	Q 1	16	1	16	
tPZL	OE	Ť	C _L = 50 pF		7.1	14.1	Q 1	16	1	16	ns
t _{PHZ}	ŌĒ	Υ	C F0.pF		9.4	14	1	16	1	16	20
t _{PLZ}		· ·	$C_L = 50 \text{ pF}$		9.7	14	1	16	1	16	ns
tsk(o)			C _L = 50 pF			1.5***				1.5	ns

^{**} On products compliant to MIL-PRF-38535, this parameter is not production tested.

^{***} On products compliant to MIL-PRF-38535, this parameter does not apply.

SCLS331F - MARCH 1996 - REVISED JANUARY 2000

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	TO LOAD		√ = 25°C	;	SN54AH0	C16540	SN74AH0	16540	UNIT					
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII					
t _{PLH}	А	Y	C _I = 15 pF		3.7*	6*	1*	7*	1	7						
t _{PHL}	A	T	CL = 15 pr		3.7*	6*	1*	7*	1	7	ns					
^t PZH	ŌĒ	Y	C _I = 15 pF		4.7*	7.3*	1*	8.5*	1	8.5						
tPZL	OE	T	CL = 15 pr		4.7*	7.3*	1*	8.5*	1	8.5	ns					
^t PHZ	ŌĒ	Y	C _I = 15 pF		4.5*	7.2*	1*	8.5*	1	8.5	ns					
tPLZ	OE .	'	!	1	ı ı	CL = 15 pr		4.5*	7.2*	1* 4	8.5*	1	8.5	115		
t _{PLH}	А	Y	C _L = 50 pF		5.2	8	1	9	1	8.5	ns					
t _{PHL}	A	'	CL = 50 pr		5.2	8	251	9	1	8.5	115					
^t PZH	ŌĒ	Y	C _I = 50 pF		6.2	9.3	0 1	10.5	1	10.5	ns					
tPZL	OE	'	CL = 50 pr		6.2	9.3	Q 1	10.5	1	10.5	115					
t _{PHZ}	ŌĒ	Y	C _I = 50 pF		6	9.2	1	10.5	1	10.5	ne					
tPLZ	OE	ſ	r	r	Į Ť	'	'	CL = 50 pr		6	9.2	1	10.5	1	10.5	ns
t _{sk(o)}			C _L = 50 pF			1**				1	ns					

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 4)

	PARAMETER		SN74AHC16540			
	FARAWETER	MIN	TYP	MAX	UNIT	
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.6		V	
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.3		V	
VOH(V)	Quiet output, minimum dynamic V _{OH}		4.7		V	
V _{IH(D)}	High-level dynamic input voltage	3.5			V	
V _{IL(D)}	Low-level dynamic input voltage			1.5	V	


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	No load, f = 1 MHz	13	pF

^{**} On products compliant to MIL-PRF-38535, this parameter does not apply.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{O} = 50 \Omega$, $t_{f} \leq$ 3 ns. $t_{f} \leq$ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated