SCLS338H - MARCH 1996 - REVISED JANUARY 2000

- Members of the Texas Instruments Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Process
- Inputs Are TTL-Voltage Compatible
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

These 16-bit buffers and bus drivers provide a high-performance bus interface for wide data paths.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable  $(\overline{OE1} \text{ or } \overline{OE2})$  input is high, all corresponding outputs are in the high-impedance state.

SN54AHCT16540...WD PACKAGE SN74AHCT16540...DGG, DGV, OR DL PACKAGE (TOP VIEW)

		$\Box$		
10E1	1	$\cup$	48	10E2
1Y1 🛚	2		47	] 1A1
1Y2 🛚	3		46	1A2
GND	4		45	GND
1Y3 🖣	5		44	1A3
1Y4 🛚	6		43	1A4
v <sub>cc</sub> L	7		42	V <sub>CC</sub>
1Y5 L	8		41	1A5
1Y6 L	9		40	1A6
GND	10		39	GND
1Y7 🛚	11		38	1A7
1Y8 L	12		37	1A8
2Y1	13		36	2A1
2Y2	14		35	2A2
GND	15		34	GND
2Y3 L	16		33	2A3
2Y4 L	17		32	2A4
v <sub>cc</sub> L	18		31	₽ v <sub>cc</sub>
2Y5 L	19		30	2A5
2Y6 L	20		29	2A6
GND	21		28	U GND
2Y7 🛚	22		27	2A7
2Y8 L	23		26	2 <u>A8</u>
20E1	24		25	20E2
Į.				J

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54AHCT16540 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHCT16540 is characterized for operation from –40°C to 85°C.

## FUNCTION TABLE (each 8-bit buffer/driver)

	INPUTS				
OE1	OE2	Α	Y		
L	L	L	Н		
L	L	Н	L		
Н	X	Χ	Z		
Х	Н	Χ	Z		




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.




SCLS338H - MARCH 1996 - REVISED JANUARY 2000

## logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



SCLS338H - MARCH 1996 - REVISED JANUARY 2000

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see Note 1)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{ K }(V_{ } < 0)$	–20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through each V <sub>CC</sub> or GND	±75 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package	70°C/W
DGV package	58°C/W
DL package	63°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see Note 3)

		SN54AHC	T16540	SN74AHC	UNIT	
		MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2	7	2		V
V <sub>IL</sub>	Low-level input voltage		8.0		0.8	V
VI	Input voltage	0	5.5	0	5.5	V
٧o	Output voltage	0	VCC	0	Vcc	V
loh	High-level output current	20	-8		-8	mA
loL	Low-level output current	20/	8		8	mA
Δt/Δν	Input transition rise or fall rate	Q	20		20	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51.

SCLS338H - MARCH 1996 - REVISED JANUARY 2000

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T <sub>A</sub> = 25°C			SN54AHC	T16540	SN74AHC	UNIT	
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
\/ -	I <sub>OH</sub> = -50 μA	4.5 V	4.4	4.5		4.4		4.4		V
VOH	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8		V
Vai	I <sub>OL</sub> = 50 μA	4.5 V			0.1		0.1		0.1	V
VOL	$I_{OL} = 8 \text{ mA}$	4.5 V			0.36		0.44		0.44	V
lį	$V_I = V_{CC}$ or GND	0 V to 5.5 V			±0.1	4	±1*		±1	μΑ
loz	$V_O = V_{CC}$ or GND	5.5 V			±0.25	<i>\( \frac{1}{2} \)</i>	±2.5		±2.5	μΑ
ICC	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4	32	40		40	μΑ
ΔI <sub>CC</sub> †	One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND	5.5 V			1.35	040	1.5		1.5	mA
C <sub>i</sub>	$V_I = V_{CC}$ or GND	5 V		2	10				10	pF
Co	$V_O = V_{CC}$ or GND	5 V		3						pF

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0 \text{ V}$ .

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	METER FROM TO LOAD		Τ <sub>A</sub>	Δ = 25°(	3	SN54AHC	T16540	SN74AHCT16540		UNIT															
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT														
t <sub>PLH</sub>	Α	Y	C <sub>I</sub> = 15 pF		4**	8.5**	1**	10**	1	9.5	ns														
t <sub>PHL</sub>	Α	ľ	CL = 15 pr		4**	8.5**	1**	10**	1	9.5	115														
<sup>t</sup> PZH	ŌE	Y	C: _ 15 pE		5.5**	10.4**	1**	12**	1	12	20														
tPZL	OE	ı ı	C <sub>L</sub> = 15 pF		5.5**	10.4**	1**	12**	1	12	12 ns														
t <sub>PHZ</sub>	ŌĒ	Υ	C <sub>I</sub> = 15 pF		5**	10.4**	1**	12**	1	12	ns														
tPLZ	OE		ı	í	ſ	Į.	ľ	ľ	ſ	ľ	ſ	ſ	ſ	į	ſ	'	OL = 15 pr		5**	10.4**	1**	12**	1	12	115
tPLH	А	Υ	C <sub>I</sub> = 50 pF		6	9.5	1**	11**	1	10.5	ns														
tPHL	Α	Į.	'	'	'	'			Į.	Ī	'	'	<u> </u>	Į.	Į.	'	CL = 50 pr		6	9.5	)7 <sub>G</sub>	11	1	10.5	115
<sup>t</sup> PZH	ŌE	Υ	C <sub>L</sub> = 50 pF		7.5	11.4	<sup>0</sup> 1	13	1	13	ns														
tPZL	OE	ľ	CL = 50 pr		7.5	11.4	2 1	13	1	13	115														
t <sub>PHZ</sub>	ŌĒ	Y	C <sub>I</sub> = 50 pF		8	11.4	1	13	1	13	ns														
tPLZ		ſ	CL = 50 pr		8	11.4	1	13	1	13	115														
tsk(o)	·		C <sub>L</sub> = 50 pF			1***				1	ns														

<sup>\*\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.

## noise characteristics, $V_{CC} = 5 \text{ V}$ , $C_L = 50 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER			SN74AHCT16540			
	MIN	TYP	MAX	UNIT			
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.7		V		
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.3		V		
VOH(V)	Quiet output, minimum dynamic V <sub>OH</sub>		4.5		V		
VIH(D)	High-level dynamic input voltage	2			V		
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.8	V		

NOTE 4: Characteristics are for surface-mount packages only.




<sup>†</sup> This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or VCC.

<sup>\*\*\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

## operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER	TEST C	ONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	14	pF

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  3 ns,  $t_f \leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated