- *EPIC*<sup>™</sup> (Enhanced-Performance Implanted CMOS) Process
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at V<sub>CC</sub>, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  > 2 V at V<sub>CC</sub>, T<sub>A</sub> = 25°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)

### description

These octal buffers/drivers are designed for 2-V to 5.5-V  $V_{CC}$  operation.

The 'LV240A devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

These devices are organized as two 4-bit buffers/line drivers with separate output-enable  $(\overline{OE})$  inputs. When  $\overline{OE}$  is low, the device passes data from the A inputs to the Y outputs. When  $\overline{OE}$  is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LV240A is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74LV240A is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

(each buffer)									
INP	UTS	OUTPUT							
OE	А	Y							
L	Н	L							
L	L	Н							
Н	Х	Z							

**FUNCTION TABLE** 



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN54LV240A J OR W PACKAGE
SN74LV240A DB, DGV, DW, NS, OR PW PACKAGE

	(	101	- VII	= • • )		
10E 1A1 2Y4 1A2		1 2 3 4	υ	20 19 18 17		V <u>CC</u> 20E 1Y1 2A4
2Y3 1A3 2Y2		4 5 6 7		17 16 15 14		1Y2 2A3 1Y3
1A4 2Y1 GND		8 9 10		13 12 11	þ	2A2 1Y4 2A1

SN54LV240A ... FK PACKAGE (TOP VIEW)


	()	
	2Y4 1A1 Vcc 2 <u>0E</u>	
	3 2 1 20 19	
1A2		1Y1
1A2 2Y3 1A3	5 17	2A4
1A3	6 16	1Y2
	E	
2Y2	7 15	2A3
2Y2 1A4	<b>1</b> 8 14	1Y3
	<b>1</b> 9 10 11 12 13	
	2Y1 SND 2A1 1Y4 2A2	
	57575	

Copyright  $\ensuremath{\textcircled{}}$  1998, Texas Instruments Incorporated

# SN54LV240A, SN74LV240A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCLS384C – SEPTEMBER 1997 – REVISED JUNE 1998

### logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Input voltage range, V <sub>I</sub> (see Note 1) Output voltage range applied in the high or low so Output voltage range applied in high-impedance Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0) Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) Continuous output current, I <sub>O</sub> (V <sub>O</sub> = 0 to V <sub>CC</sub> ) Continuous current through V <sub>CC</sub> or GND Package thermal impedance, $\theta_{JA}$ (see Note 3):	-0.5 V to 7 V -0.5 V to 7 V state, V <sub>O</sub> (see Notes 1 and 2)0.5 V to V <sub>CC</sub> + 0.5 V or power-off state, V <sub>O</sub> (see Note 1)0.5 V to 7 V -20 mA )20 mA )20 mA )20 mA )20 mA -20 mA DB package 145°C/W DGV package 97°C/W NS package 100°C/W PW package 128°C/W
	—65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 7 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			SN54L	V240A	SN74L	V240A	UNIT	
			MIN	MAX	MIN	MAX	UNII	
Vcc	Supply voltage		2	5.5	2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5		1.5			
V	High-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		$V_{CC} \times 0.7$		V	
VIH	ngn-iever input voltage	V <sub>CC</sub> = 3 V to 3.6 V	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$			
		$V_{CC} = 2 V$		0.5		0.5		
V	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	v	
VIL	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		$V_{CC} \times 0.3$		$V_{CC} \times 0.3$	V	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		VCC×0.3		$V_{CC} \times 0.3$		
VI	Input voltage		0	5.5	0	5.5	V	
VO		High or low state	0	Vcc	0	VCC	V	
	Output voltage	3-state	0	5.5	0	5.5	v	
		$V_{CC} = 2 V$		<b>S</b> –50		-50	μΑ	
1		$V_{CC}$ = 2.3 V to 2.7 V	20	-2		-2	mA	
ЮН	High-level output current	V <sub>CC</sub> = 3 V to 3.6 V	2	-8		-8		
		V <sub>CC</sub> = 4.5 V to 5.5 V		-16		-16		
		V <sub>CC</sub> = 2 V		50		50	μΑ	
le.		$V_{CC}$ = 2.3 V to 2.7 V		2		2		
IOL	Low-level output current	V <sub>CC</sub> = 3 V to 3.6 V		8		8	mA	
		V <sub>CC</sub> = 4.5 V to 5.5 V		16		16		
		V <sub>CC</sub> = 2.3 V to 2.7 V	0	200	0	200		
$\Delta t/\Delta v$	Input transition rise or fall rate	V <sub>CC</sub> = 3 V to 3.6 V	0	100	0	100	ns/V	
		V <sub>CC</sub> = 4.5 V to 5.5 V	0	20	0	20		
Тд	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# SN54LV240A, SN74LV240A **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCLS384C - SEPTEMBER 1997 - REVISED JUNE 1998

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LV240A	SN74LV240A	UNIT	
PARAMETER	TEST CONDITIONS	VCC	MIN TYP MAX	MIN TYP MAX	UNIT	
	I <sub>OH</sub> = -50 μA	2 V to 5.5 V	V <sub>CC</sub> -0.1	V <sub>CC</sub> -0.1		
Mari	$I_{OH} = -2 \text{ mA}$	2.3 V	2	2	V	
VOH	I <sub>OH</sub> = -8 mA	3 V	2.48	2.48	v	
	I <sub>OH</sub> = -16 mA	4.5 V	3.8	3.8		
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V	0.1	0.1		
	I <sub>OL</sub> = 2 mA	2.3 V	0.4	0.4	0.4 V	
VOL	I <sub>OL</sub> = 8 mA	3 V	0.44	0.44	v	
	I <sub>OL</sub> = 16 mA	4.5 V	0.55	0.55		
lj	$V_{I} = V_{CC}$ or GND	5.5 V	20 ±1	±1	μΑ	
IOZ	$V_{O} = V_{CC} \text{ or } GND$	5.5 V	±5	±5	μA	
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V	20	20	μA	
l <sub>off</sub>	$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$	0 V	20	20	μA	
<u> </u>		3.3 V	2.3	2.3		
Ci	$V_I = V_{CC}$ or GND	5 V	2.3	2.3	pF	

#### switching characteristics over recommended operating free-air temperature range, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		LOAD	T <sub>A</sub> = 25°C		SN54LV240A		SN74LV240A		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> pd <sup>*</sup>	А	Y			6.3	11.6	1	14	1	14	
t <sub>en</sub> *	OE	Y	C <sub>L</sub> = 15 pF		8.5	14.6	1	17	1	17	ns
<sup>t</sup> dis <sup>*</sup>	OE	Y			9.7	14.1	1	16	1	16	
<sup>t</sup> pd	A	Y			8.2	14.4	1	<b>1</b> 7	1	17	
t <sub>en</sub>	OE	Y	C <sub>L</sub> = 50 pF		10.3	17.8	$\mathcal{D}_{\mathcal{U}}$	21	1	21	
<sup>t</sup> dis	OE	Y			14.2	19.2	01	21	1	21	ns
<sup>t</sup> sk(o) <sup>†</sup>						2	Q			2	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>†</sup> Skew between any two outputs of the same package switching in the same direction

#### switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM TO		LOAD	T <sub>A</sub> = 25°C		SN54LV240A		SN74LV240A		UNIT	
PARAMETER	(INPUT) (OUTPU	(OUTPUT) CAPACITANCE		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> pd*	A	Y	C <sub>L</sub> = 15 pF		4.6	7.5	1	9	1	9	
t <sub>en</sub> *	OE	Y			6.2	10.6	1	12.5	1	12.5	ns
<sup>t</sup> dis <sup>*</sup>	OE	Y			8.3	12.5	1	13.5	1	13.5	
<sup>t</sup> pd	A	Y			5.9	11	1	12.5	1	12.5	
ten	OE	Y	C <sub>L</sub> = 50 pF		7.5	14.1	240	16	1	16	
<sup>t</sup> dis	OE	Y			11.8	15	01	17	1	17	ns
<sup>t</sup> sk(o) <sup>†</sup>						1.5	Q			1.5	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>†</sup> Skew between any two outputs of the same package switching in the same direction

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas instruments reserves the right to change or discontinue these products without notice.



switching characteristics over recommended operating free-air temperature range, V\_{CC} = 5 V  $\pm$  0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T <sub>A</sub> = 25°C		SN54LV240A		SN74LV240A		UNIT	
PARAMETER	(INPUT) (O	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> pd <sup>*</sup>	A	Y	C <sub>L</sub> = 15 pF	3.4 5.5 1 6.5	6.5	1	6.5				
t <sub>en</sub> *	OE	Y			4.6	7.3	1	8.5	1	8.5	ns
<sup>t</sup> dis <sup>*</sup>	OE	Y			7.4	12.2	1	13.5	1	13.5	
<sup>t</sup> pd	A	Y			4.4	7.5	1	8.5	1	8.5	
t <sub>en</sub>	OE	Y	0 50 5		5.6	9.3	1	10.5	1	10.5	
<sup>t</sup> dis	OE	Y	C <sub>L</sub> = 50 pF		9.7	14.2	1	15.5	1	15.5	ns
<sup>t</sup> sk(o) <sup>†</sup>						1				1	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>†</sup> Skew between any two outputs of the same package switching in the same direction

# noise characteristics, V\_{CC} = 3.3 V, C<sub>L</sub> = 50 pF, T<sub>A</sub> = 25°C (see Note 5)

	PARAMETER	SN	UNIT		
	FARAMETER	MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V <sub>OL</sub>		0.56		V
VOL(V)	Quiet output, minimum dynamic V <sub>OL</sub>		-0.49		V
VOH(V)	Quiet output, minimum dynamic V <sub>OH</sub>		2.82		V
VIH(D)	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only.


## operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST CO	V <sub>CC</sub>	TYP	UNIT	
C <sub>pd</sub> Power of	Power dissinction conscitutes	$C_1 = 50  \text{pF}$	f = 10 MHz	3.3 V	14	рF
	Power dissipation capacitance	CL = 50 pF,		5 V	16	



SN54LV240A, SN74LV240A **OCTAL BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCLS384C - SEPTEMBER 1997 - REVISED JUNE 1998



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>I</sub> includes probe and jig capacitance.


B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

E. tpl 7 and tpH7 are the same as tdis.

F. tpzL and tpzH are the same as ten.

G. tPHL and tPLH are the same as tpd.





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated