SCBS716 – MARCH 2000
SN54LVT16244B WD PACKAGE
SN74LVT16244B DGG, DGV, OR DL PACKAGE (TOP VIEW)
1Y1 🛛 2 47 🗍 1A1

	Operation and Low Static-Power Dissipation
•	Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V _{CC})
•	I _{off} and Power-Up 3-State Support Hot Insertion

 Support Unregulated Battery Operation Down to 2.7 V

Members of the Texas Instruments

State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V

Widebus[™] Family

- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, $T_A = 25^{\circ}C$
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
 Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package

Using 25-mil Center-to-Center Spacings

1Y2 🛛 3 46 🛛 1A2 45 🛛 GND GND 4 44 🛛 1A3 1Y3 5 1Y4 🛛 6 43 🛛 1A4 42 VCC V_{CC} [] 7 41 2A1 2Y1 8 2Y2 🛛 9 40 2A2 GND 🛛 10 39 GND 2Y3 11 38 2A3 2Y4 12 37 2A4 3Y1 113 36 **3**A1 3Y2 14 35 3A2 GND [] 15 34 GND 3Y3 16 33 3A3 3Y4 17 32 3A4 31 VCC V_{CC} 18 4Y1 [19 30 🛛 4A1 29 4A2 4Y2 20 GND 21 28 GND 4Y3 22 27 4A3 26 4A4 4Y4 23

40E 24

25 30E

description

The 'LVT16244B devices are 16-bit buffers and line drivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

When V_{CC} is between 0 and 1.5-V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5-V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVT16244B is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVT16244B is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated

SCBS716 - MARCH 2000

FUNCTION TABLE

(each 4-bit buffer)									
INP	UTS	OUTPUT							
OE	Α	Y							
L	Н	Н							
L	L	L							
Н	Х	Z							


logic symbol[†]

1 <u>0E</u> 2 <u>0E</u> 3 <u>0E</u> 4 <u>0E</u>	1 1 48 25 24	EN1 EN2 EN3 EN4				
4.4.4	47		1	 1 ⊽	2	4.14
1A1	46		1	1 V	3	1Y1
1A2	44	 			5	1Y2
1A3 1A4	43	 			6	1Y3 1Y4
	41	 	4	2 ▽	8	
2A1	40	 	1	2 ∨	9	2Y1
2A2	38	 			11	2Y2
2A3	37	 			12	2Y3
2A4	36	 	4	2 \[\]	13	2Y4
3A1	35	 	1	3 ▽	14	3Y1
3A2	33	 			16	3Y2
3A3	32				17	3Y3
3A4	30		4	4 \(\not\)	19	3Y4
4A1	29		1	4 ▽	20	4Y1
4A2	27	 			22	4Y2
4A3	26	┣───			23	4Y3
4A4						4Y4

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1)	-0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)	
Current into any output in the low state, IO: SN54LVT16244B	
SN74LVT16244B	
Current into any output in the high state, I _O (see Note 2): SN54LVT16244B	48 mA
SN74LVT16244B	64 mA
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 3): DGG package	
DGV package	58°C/W
DL package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51.



SCBS716 – MARCH 2000

recommended operating conditions (see Note 4)

			SN54LVT1	6244B	SN74LVT1	UNIT	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	M	2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	2	5.5		5.5	V	
ЮН	High-level output current	6	-24		-32	mA	
IOL	Low-level output current		na	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	0	10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate	Q 200		200		μs/V	
ТА	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCBS716 - MARCH 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			4LVT162	244B	SN74	4LVT162	44B		
PA	RAMETER	TEST CONDIT	IONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
VIK		V _{CC} = 2.7 V,	lı =18 mA			-1.2			-1.2	V	
		V _{CC} = 2.7 V to 3.6 V,	I _{OH} = -100 μA	V _{CC} -0	.2		V _{CC} -0.	2			
Vari		V _{CC} = 2.7 V,	I _{OH} = -8 mA	2.4			2.4			V	
VOH		V _{CC} = 3 V	I _{OH} = -24 mA	2						v	
		VCC = 3 V	I _{OH} = -32 mA				2				
		V _{CC} = 2.7 V	I _{OL} = 100 μA			0.2			0.2		
		VCC = 2.7 V	I _{OL} = 24 mA			0.5			0.5		
VOL			I _{OL} = 16 mA			0.4			0.4	V	
VOL		V _{CC} = 3 V	I _{OL} = 32 mA			0.5			0.5	v	
		VCC = 3 V	I _{OL} = 48 mA			0.55					
	_		I _{OL} = 64 mA						0.55		
		V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			\$ 50			10	-	
łı	Control inputs	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$			🖉 ±1			±1		
'I	Data inputs	puts V _{CC} = 3.6 V	$V_{I} = V_{CC}$		<u>X</u>	1			1		
	Data inputs	V(() = 0.0 V	$V_{I} = 0$	-5		-5		-5			
loff		$V_{CC} = 0$, V_I or $V_O = 0$ to 4.5 V			2				±100	μΑ	
IOZH		V _{CC} = 3.6 V,	VO = 3 V	0	0	5			5	μΑ	
IOZL		V _{CC} = 3.6 V,	V _O = 0.5 V	Q	~	-5			-5	μΑ	
IOZPU		$\frac{V_{CC}}{OE} = 0 \text{ to } 1.5 \text{ V}, \text{ V}_{O} = 0.5 \text{ V t}$ OE = don't care	o 3 V,			±100*			±100	μΑ	
IOZPD		$\frac{V_{CC}}{OE} = 1.5 \text{ V to } 0, \text{ V}_{O} = 0.5 \text{ V t}$ $\frac{V_{CC}}{OE} = \text{don't care}$	to 3 V,			±100*			±100	μΑ	
ICC						0.19			0.19		
		$V_{CC} = 3.6 \text{ V}, I_O = 0,$ $V_I = V_{CC} \text{ or GND}$	Outputs low			5			5	mA	
			Outputs disabled	0.19					0.19		
ΔI_{CC}^{\ddagger}		V_{CC} = 3 V to 3.6 V, One input Other inputs at V_{CC} or GND	One input at V _{CC} – 0.6 V, or GND			0.2			0.2	mA	
Ci		V _I = 3 V or 0			4			4		pF	
Co		V _O = 3 V or 0			9			9		pF	

*On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.




switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

		S	SN54LVT16244B			SN74LVT16244B						
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.3		V _{CC} =	2.7 V	۷c	C = 3.3 ± 0.3 V	V	V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	TYP [†]	MAX	MIN	MAX	
^t PLH	А	v	1.1	4.4	1	4.6	1.2	2.3	3.2		3.7	ns
^t PHL		I	1.1	3.6	11	3.9	1.2	2	3.2		3.7	115
^t PZH	OE	Y	1.1	4.6	JE I	5.4	1.2	2.6	4		5	ns
^t PZL	ÛE	1	1.1	5.4	Q	6.2	1.2	2.7	4		5	115
^t PHZ	OE	v	1.6	5.7		6.2	2.2	3.3	4.5		5	200
^t PLZ	OE	ſ	1.2	5		4.7	2	3.1	4.2		4.4	ns
^t sk(o)				40					0.5			ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SCBS716 - MARCH 2000



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated