

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V **Operation and Low Static-Power** Dissipation
- Ioff and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- **Support Unregulated Battery Operation** Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- **Package Options Include Plastic** Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Ceramic (J) **DIPs**

SN54LVTH541 . . . J OR W PACKAGE SN74LVTH541 . . . DB. DW. OR PW PACKAGE (TOP VIEW)



#### SN54LVTH541 . . . FK PACKAGE (TOP VIEW)



### description

These octal buffers/drivers are designed specifically for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTH541 devices are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package that facilitate printed circuit board layout.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V<sub>CC</sub> is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using  $I_{
m off}$  and power-up 3-state. The  $I_{
m off}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




## description (continued)

The SN54LVTH541 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVTH541 is characterized for operation from –40°C to 85°C.

#### **FUNCTION TABLE**


	OUTPUT		
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	н
Н	X	Χ	Z
Х	Н	Χ	Z

# logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, VO (see Note 1)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Current into any output in the low state, IO: SN54LVTH541	96 mA
	128 mA
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVTH541	48 mA
	64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DB package	
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T <sub>sta</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
- 3. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 4)

		SN54LV	TH541	SN74LVTH541		UNIT
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	2.7	3.6	2.7	3.6	V
VIH	High-level input voltage	2	Z.	2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8	V
VI	Input voltage	į	5.5		5.5	V
loH	High-level output current	4	-24		-32	mA
loL	Low-level output current	32	48		64	mA
Δt/Δν	Input transition rise or fall rate	06	10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	200		200		μs/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# SN54LVTH541, SN74LVTH541 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS682E - MARCH 1997 - REVISED APRIL 1999

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			SN54LVTH541			SN74LVTH541				
					TYP†	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT		
$V_{IK}$ $V_{CC} = 2.7 V$		I <sub>I</sub> = -18 mA			-1.2			-1.2	V			
VOH		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	$I_{OH} = -100 \mu A$	V <sub>CC</sub> -0	.2		VCC-0	.2				
		$V_{CC} = 2.7 \text{ V},$	I <sub>OH</sub> = -8 mA	2.4			2.4			V		
		V <sub>CC</sub> = 3 V	I <sub>OH</sub> = -24 mA	2								
		VCC = 3 V	$I_{OH} = -32 \text{ mA}$				2					
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 100 μA			0.2			0.2			
		VCC = 2.7 V	I <sub>OL</sub> = 24 mA			0.5			0.5			
\/0:			I <sub>OL</sub> = 16 mA			0.4			0.4	.,		
VOL		V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 32 mA			0.5			0.5	V		
		ACC = 2 A	I <sub>OL</sub> = 48 mA			0.55				1		
			I <sub>OL</sub> = 64 mA						0.55			
		$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V		10				10			
l	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND	±1					±1			
11	Data inputs	VCC = 3.6 V	VI = VCC		<u>//</u> 1				1	μΑ		
			V <sub>I</sub> = 0		ZE,	<b>-</b> 5			<b>-</b> 5			
loff		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$		2				±100	μΑ		
		V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	75		75						
I <sub>I</sub> (hold)	Data inputs	∧CC = 2 ∧	V <sub>I</sub> = 2 V	-75	9		-75			μΑ		
		$V_{CC} = 3.6 V^{\ddagger}$ ,	V <sub>I</sub> = 0 to 3.6 V	P. C.	,				±500			
lozh		$V_{CC} = 3.6 \text{ V},$	V <sub>O</sub> = 3 V			5			5	μΑ		
IOZL		$V_{CC} = 3.6 \text{ V},$	$V_0 = 0.5 V$			<b>-</b> 5			<b>–</b> 5	μΑ		
IOZPU $\frac{V_{CC} = 0 \text{ to } 1.5 \text{ V, } V_{O} = 0}{OE = \text{don't care}}$		0.5 V to 3 V,			±100*			±100	μА			
$V_{CC} = 1.5 \text{ V to } 0, V_{O} = 0$ $V_{OE} = \text{don't care}$		0.5 V to 3 V,			±100*			±100	μΑ			
Icc		V <sub>CC</sub> = 3.6 V,	Outputs high			0.19			0.19			
		$I_{O} = 0$ ,	Outputs low			5	5		5	mA		
		$V_I = V_{CC}$ or GND	Outputs disabled		0.19			0.19				
ΔI <sub>CC</sub> §		$V_{CC}$ = 3 V to 3.6 V, One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND				0.2			0.2	mA		
Ci		V <sub>I</sub> = 3 V or 0		3			3		pF			
Co		V <sub>O</sub> = 3 V or 0	/ <sub>O</sub> = 3 V or 0					7		pF		

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter is not production tested.



<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.


<sup>§</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

			SN54LVTH541			SN74LVTH541								
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT		
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX			
<sup>t</sup> PLH	А	А	۸	~	1	3.7	3/1/	4	1.1	2.4	3.5		3.9	ns
t <sub>PHL</sub>			'	1	3.7	34	4	1.1	2.4	3.5		3.9	115	
<sup>t</sup> PZH	OE1 or OE2	~	1.4	5.3	1,	6.3	1.5	3.5	5.2		6.2	ns		
tPZL		'	1.4	5.4		6	1.5	3.7	5.3		5.9	115		
<sup>t</sup> PHZ	OE1 or OE2	OE1 or OE2		1.4	5.8		6.1	1.5	3.9	5.6		5.9	ns	
t <sub>PLZ</sub>			OET OF OE2	1	1.4	5.4		5.7	1.5	3	5		5.3	115

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f \leq 2.5 \ ns$ .
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated