SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

 Members of the Texas Instruments Widebus[™] Family 	SN54ABT16657 WE SN74ABT16657 DGG O (TOP VIEW)	R DL PACKAGE
 State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation 		, 1 1T/R
 Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 	NC 2 55	10DD/EVEN
 Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C 	1A1 🛛 5 52	GND 1B1
 Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise 	V _{CC} [] 7 50	1B2 V _{CC}
 Flow-Through Architecture Optimizes PCB Layout 	1A4 🛛 9 48] 1B3] 1B4] 1B5
 High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL}) 	_	GND
Package Options Include Plastic 300-mil] 1B6
Shrink Small-Outline (DL) and Thin Shrink		1B7
Small-Outline (DGG) Packages and 380-mil		1B8
Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings		2B1 2B2
Using 25-mil Center-to-Center Spacings		ц 282 1 283
description		
•		2B4
The 'ABT16657 contain two noninverting octal		2B5
transceiver sections with separate parity		2B6
generator/checker circuits and control signals. For either section, the transmit/receive (1T/R or	V _{CC} 22 35	□v _{cc}
$2T/\overline{R}$) input determines the direction of data flow.	2A7 🛛 23 34	2B7
When $1T/\overline{R}$ (or $2T/\overline{R}$) is high, data flows from the		2B8
1A (or 2A) port to the 1B (or 2B) port (transmit		GND
mode); when $1T/\overline{R}$ (or $2T/\overline{R}$) is low, data flows	2ERR 226 31	2PARITY

(receive mode). When the output-enable $(1\overline{OE} \text{ or })$ 20E) input is high, both the 1A (or 2A) and 1B (or 2B) ports are in the high-impedance state.

from the 1B (or 2B) port to the 1A (or 2A) port

NC - No internal connection

30 20DD/EVEN

29 2T/R

NC **П**27

2<u>0E</u> 28

Odd or even parity is selected by a logic high or low level, respectively, on the 1ODD/EVEN (or 2ODD/EVEN) input. 1PARITY (or 2PARITY) carries the parity bit value; it is an output from the parity generator/checker in the transmit mode and an input to the parity generator/checker in the receive mode.

In the transmit mode, after the 1A (or 2A) bus is polled to determine the number of high bits, 1PARITY (or 2PARITY) is set to the logic level that maintains the parity sense selected by the level at the 1ODD/EVEN (or 20DD/EVEN) input. For example, if 10DD/EVEN is low (even parity selected) and there are five high bits on the 1A bus, then 1PARITY is set to the logic high level so that an even number of the nine total bits (eight 1A-bus bits plus parity bit) are high.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters



Copyright © 1997, Texas Instruments Incorporated

SN54ABT16657, SN74ABT16657 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS SCBS103B – FEBRUARY 1992 – REVISED JANUARY 1997

description (continued)

In the receive mode, after the 1B (or 2B) bus is polled to determine the number of high bits, the $1\overline{\text{ERR}}$ (or $2\overline{\text{ERR}}$) output logic level indicates whether or not the data to be received exhibits the correct parity sense. For example, if 10DD/EVEN is high (odd parity selected), 1PARITY is high, and there are three high bits on the 1B bus, then $1\overline{\text{ERR}}$ is low, indicating a parity error.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16657 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74ABT16657 is characterized for operation from -40° C to 85° C.


NUMBER OF A OR B	INPUTS			INPUT/OUTPUT	OUTPUTS		
INPUTS THAT ARE HIGH	OE	T/R	ODD/EVEN	PARITY	ERR	OUTPUT MODE	
	L	Н	Н	Н	Z	Transmit	
	L	Н	L	L	Z	Transmit	
0.2.4.6.9	L	L	н	н	н	Receive	
0, 2, 4, 6, 8	L	L	н	L	L	Receive	
	L	L	L	н	L	Receive	
	L	L	L	L	Н	Receive	
	L	Н	Н	L	Z	Transmit	
	L	Н	L	н	Z	Transmit	
4 9 5 7	L	L	н	н	L	Receive	
1, 3, 5, 7	L	L	н	L	н	Receive	
	L	L	L	н	н	Receive	
	L	L	L	L	L	Receive	
Don't care	Н	Х	Х	Z	Z	Z	

FUNCTION TABLE



SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS103B – FEBRUARY 1992 – REVISED JANUARY 1997

logic diagram (positive logic)





SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input clamp current, I_{IK} (V _I < 0) Output clamp current, I_{OK} (V _O < 0) Package thermal impedance, θ_{JA} (see Note 2): DGG package DL package	-0.5 V to 7 V e, V _O
Storage temperature range, T _{stg}	

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

					SN74ABT16657		UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V	
VIH	VIH High-level input voltage				2		V
VIL	VIL Low-level input voltage					0.8	V
VI	V _I Input voltage				0	VCC	V
ЮН	IOH High-level output current					-32	mA
IOL	IOL Low-level output current					64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled	A.	10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		т	T _A = 25°C			SN54ABT16657		SN74ABT16657				
		IESI COI	NDITIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT			
VIK		V _{CC} = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V			
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5					
Varia		$V_{CC} = 5 V,$	I _{OH} = -3 mA	3			3		3		v			
VOH		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2							
		VCC = 4.5 V	I _{OH} = -32 mA	2*					2					
Vai			I _{OL} = 24 mA			0.55		0.55			V			
VOL		V _{CC} = 4.5 V	I _{OL} = 64 mA			0.55*		1		0.55	v			
V _{hys}					100			ĬEI,			mV			
i.	Control inputs	V _{CC} = 5.5 V,		±1 4		±1		±1	μA					
tı	A or B ports	VCC = 5.5 V,	$V_I = V_{CC} \text{ or } GND$			±100	4	±100		±100	μA			
IOZH [‡]	ŧ	V _{CC} = 5.5 V,	V _O = 2.7 V			50	10	50		50	μA			
lozl‡		V _{CC} = 5.5 V,	$V_{O} = 0.5 V$			-50	00	-50		-50	μA			
loff		$V_{CC} = 0,$	VI or VO \leq 4.5 V			±100	A d	±450		±100	μA			
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μΑ			
١٥§		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA			
		V _{CC} = 5.5 V,	Outputs high			2		2		2				
ICC	I_{CC} A or B ports $I_O = 0$, Outputs I	A or B ports	$I_{O} = 0,$	Outputs low	Outputs low	Outputs low			36		36		36	mA
		Outputs disabled			2		2		2					
∆ICC¶	I	$V_{CC} = 5.5 V$, One in Other inputs at V_{CC}				50		50		50	μΑ			
Ci	Control inputs	V _I = 2.5 V or 0.5 V			3						pF			
Cio	A or B ports	V _O = 2.5 V or 0.5 V			9						pF			

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 V$.

[‡] The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.




SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍ T	CC = 5 V A = 25°C	, ;	SN54AB	16657	SN74AB	Г16657	UNIT
		MIN	TYP	MAX	MIN	MAX	MIN	MAX		
^t PLH	A or B	B or A	1.5	2.5	3.3	1.5	4.2	1.5	4.1	ns
^t PHL	AOLP	BUIA	2	3.1	3.9	2	4.5	2	4.3	115
^t PLH	А	PARITY	2	4.6	5.4	2	7	2	6.7	ns
^t PHL	~	FANITI	2	4.3	5.1	2	6.5	2	6.1	115
^t PLH		PARITY, ERR	2	4.6	5.4	2	7	2	6.7	ns
^t PHL	ODD/EVEN	PARITI, ERR	2	4.3	5.1	2	6.5	2	6.1	115
^t PLH	в	ERR	2	4.6	5.4	2	<u> </u>	2	6.7	ns
^t PHL		ERK	2	4.3	5.1	2	č 6.5	2	6.1	115
^t PLH	PARITY	ERR	2	4.6	5.4	Ś	7	2	6.7	ns
^t PHL	FANILI	ERK	2	4.3	5.1	2	6.5	2	6.1	115
^t PZH	OE	A or B	2	3.9	4.9	2	5.8	2	5.6	ns
^t PZL	OE	AOIB	2.5	4.3	5.1	2.5	6.2	2.5	6	115
^t PHZ	OE	A or B	2	3.6	4.5	2	5.5	2	5.4	ns
^t PLZ	OE	AOIB	1.5	3	3.8	1.5	4.7	1.5	4.3	115
^t PZH	OE	PARITY, ERR	2	4	4.9	2	5.8	2	5.6	ns
^t PZL	OE OE	PARII I, ERR	2.5	4.1	5.1	2.5	6.2	2.5	6	115
^t PHZ	OE	PARITY, ERR	1	3.5	4.5	1	5.5	1	5.4	200
^t PLZ	OE	FARILI, EKR	1.5	3	3.8	1.5	4.7	1.5	4.3	ns



SCBS103B – FEBRUARY 1992 – REVISED JANUARY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated