SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997


- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Parity Error Flag With Parity Generator/Checker
- Register for Storage of the Parity Error Flag
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

#### description


The 'ABT833 8-bit to 9-bit parity transceivers are designed for communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the open-collector parity-error (ERR) output indicates whether or not an error in the B data has occurred. The output-enable (OEA and OEB) inputs can be used to disable the device so that the buses are effectively isolated. The 'ABT833 provide true data at their outputs.

A 9-bit parity generator/checker generates a parity-odd (PARITY) output and monitors the parity of the I/O ports with the ERR flag. ERR is clocked into the register on the rising edge of the clock (CLK) input. The error flag register is cleared with a low pulse on the clear (CLR) input. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

#### SN54ABT833 . . . JT PACKAGE SN74ABT833 . . . DW OR NT PACKAGE (TOP VIEW)



## SN54ABT833 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated.



SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997

#### description (continued)

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN54ABT833 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT833 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

#### **FUNCTION TABLE**

	INPUTS OUTPUT AND I/O										
OEB	OEA	CLR	CLK	$\begin{array}{c} \text{Ai} \\ \Sigma \text{ OF H's} \end{array}$	Bi† Σ OF H's	Α	В	PARITY	ERR‡	FUNCTION	
L	Н	Х	Х	Odd Even	NA	NA	Α	L H	NA	A data to B bus and generate parity	
Н		Н	1	NA	Odd	В	NA	NA	Н	B data to A bus and	
		- ' '	'	INA	Even	Ь	INA	INA	L	check parity	
Х	Χ	L	Χ	Χ	Χ	Х	NA	NA	Н	Check error-flag register	
		Н	No↑	Х					NC		
l		L No↑ X		_	_	Н					
"	н н		$\uparrow$	Odd	Х	Х	Z	Z	Z	Н	Isolation§
		H ↑ Even			L						
		Х	Х	Odd	NA	NA	A	Н	NA	A data to B bus and	
	L	^	^	Even	INA	INA	A	L	INA	generate inverted parity	

NA = not applicable, NC = no change, X = don't care

#### logic symbol¶



<sup>¶</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.




<sup>†</sup> Summation of high-level inputs includes PARITY along with Bi inputs.

<sup>‡</sup> Output states shown assume ERR was previously high.

<sup>§</sup> In this mode, ERR (when clocked) shows inverted parity of the A bus.

## logic diagram (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.

#### **ERROR-FLAG FUNCTION TABLE**


INPUTS		INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT ERR	FUNCTION
CLR	CLK	POINT P	ERR <sub>n-1</sub> †	LIXIX	
Н	1	Н	Н	Н	
Н	$\uparrow$	X	L	L	Sample
Н	1	L	X	L	
L	Χ	Х	Χ	Н	Clear

†The state of ERR before any changes at CLR, CLK, or point P

SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997

#### error-flag waveforms





#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1)	0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V <sub>O</sub>	–0.5 V to 5.5 V
Current into any output in the low state, I <sub>O</sub> : SN54ABT833	96 mA
SN74ABT833	128 mA
Input clamp current, $I_{ K }(V_1 < 0)$	–18 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DW package	81°C/W
NT package	67°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.



SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997

## recommended operating conditions (see Note 3)

		SN54AI	3T833	SN74A	UNIT		
			MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	7	2		V
VIL	Low-level input voltage			0.8		0.8	V
٧ <sub>I</sub>	Input voltage		0	Vcc	0	VCC	V
Vон	High-level output voltage	ERR	1	5.5		5.5	V
IOH	High-level output current	Except ERR	2	-24		-32	mA
loL	Low-level output current		30/	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q	5		5	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	T <sub>A</sub> = 25°C			SN54ABT833		SN74ABT833		UNIT		
PAI	RAMETER	TEST CON	DITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
\/a	All outputs	$V_{CC} = 5 V$ ,	$I_{OH} = -3 \text{ mA}$	3			3		3		V	
VOH	except ERR	V <sub>CC</sub> = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2				v	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
VOL		V <sub>CC</sub> = 4.5 V	$I_{OL} = 24 \text{ mA}$			0.55		0.55			V	
VOL		VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$			0.55*				0.55	V	
$V_{hys}$					100						mV	
IOH	ERR	$V_{CC} = 4.5 \text{ V},$	V <sub>OH</sub> = 5.5 V			20		20		20	μΑ	
١.	Control inputs	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = V <sub>CC</sub> or GND			±1		±1		±1	μA	
11	A or B ports	VCC = 5.5 V,	1 = 100 01 014D		±100			±100		±100	μΛ	
Ι <sub>Ι</sub> L	A or B ports	$V_{CC} = 0$ ,	V <sub>I</sub> = GND			<del>-</del> 50		<b>–</b> 50		-50	μΑ	
lozh <sup>‡</sup>		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.7 \text{ V}$			50	<i>A</i>	50		50	μΑ	
lozL <sup>‡</sup>		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V			<del>-</del> 50	25	-50		-50	μΑ	
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$			±100	0			±100	μΑ	
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50	Q	50		50	μΑ	
IO§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-200¶	-50	-200¶	-50	-200¶	mA	
		V <sub>CC</sub> = 5.5 V,	Outputs high		1	250		250		250	μΑ	
ICC	A or B ports	$I_{O} = 0$ ,	Outputs low		24	38¶		38¶		38¶	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled		0.5	250		250		250	μΑ	
	Data inputa	V <sub>CC</sub> = 5.5 V, One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5	mA	
Δl <sub>CC</sub> #	Data inputs	Other inputs at V <sub>CC</sub> or GND	Outputs disabled			50		50		50	μΑ	
	Control inputs	$V_{CC}$ = 5.5 V, One input at 3.4 V, Other inputs at $V_{CC}$ or GND				1.5		1.5		1.5	mA	
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			4.5						pF	
C <sub>io</sub>	A or B ports	$V_0 = 2.5 \text{ V or } 0.5 \text{ V}$			10.5						pF	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V. ‡ The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

<sup>§</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $<sup>\</sup>P$  These limits may vary among suppliers.

<sup>#</sup>This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

SCBS195C - FEBRUARY 1991 - REVISED JANUARY 1997

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

					SN54ABT833		SN74ABT833		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
	Pulse duration	CLK high or low	3	3 4		3		no	
t <sub>W</sub>	Fuise duration	CLR low	low 3			3/2	3		ns
		B or PARITY high	9.8		9.8	ζ'	9.8		
t <sub>su</sub>	Setup time before CLK↑	time before CLK↑ B or PARITY low 8.1 8.1			8.1		ns		
	CLR				02		2		
th	Hold time after CLK↑	B or PARITY	0		<b>Q</b> 0		0		ns


## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT833		SN74ABT833		UNIT	
	(INFOT)	(001F01)	MIN TYP† MAX			MIN	MAX	MIN	MAX		
<sup>t</sup> PLH	A or B	B or A	1.2	2.8	4.8	1.2	5.4	1.2	5.3	ns	
<sup>t</sup> PHL	A or B		1	3	4.8‡	1	5.4	1	5.3‡		
<sup>t</sup> PLH	А	PARITY	2.1	5.5	9.5	2.1	11.3	2.1	11.2	ns	
<sup>t</sup> PHL	A		2.5	5.3	9.7	2.5	11,1	2.5	11		
<sup>t</sup> PZH	<del></del>	PARITY	2.6	6.2	8.5	2.6	10.6	2.6	10.5	ns	
t <sub>PZL</sub>	ŌĒ		2.6‡	5.8	8.6	2.6‡ 4	10.1	2.6‡	10		
<sup>t</sup> PLH	CLR	ERR	1	3.2	4.8‡	(e)	5.3	1	5.2		
<sup>t</sup> PHL	CLK	EKK	1.2‡	2.8	5.7	1.2‡	6.3	1.2‡	6.2	ns	
<sup>t</sup> PZH	<del></del>	A, B, or PARITY	1	3.7	5.8‡	<i>S</i> <sup>∞</sup> 1	6.6	1	6.5‡		
<sup>t</sup> PZL	ŌĒ		1.3‡	3.8	5.8	1.3 <sup>‡</sup>	6.6	1.3 <sup>‡</sup>	6.5‡	ns	
<sup>t</sup> PHZ	ŌĒ	A P or DADITY	1.9‡	4.4	7.3	1.9‡	8	1.9‡	7.9	20	
<sup>t</sup> PLZ	OE .	A, B, or PARITY	2.2‡	4.4	7.7	2.2‡	8.2	2.2‡	8.1	ns	

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>&</sup>lt;sup>‡</sup> These limits may vary among suppliers.

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_\Gamma \leq$  2.5 ns,  $t_f \leq$  2.5 ns
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated