
File Number 1664



High-Speed CMOS Logic



Octal Bus Transceiver/Register, 3-State

Type Features:

- Independent Registers for A and B Buses
- CD54/74HC/HCT646 Non-Inverting CD54/74HC/HCT648 Inverting
- 3-State Outputs
- Drives 15LSTTL loads
- Typical Propagation Delay = 12ns (A ←→B)
 @ V_{CC} = 5 V, C_L = 15 pF, T_A = 25°C

FUNCTIONAL DIAGRAM

The RCA-CD54/74HC646 and CD54/74HCT646 are octal bus transceivers/registers with 3-state non-inverting outputs. The RCA-CD54/74HC648 and CD54/74HCT648 are octal bus transceivers/registers with 3-state inverting outputs. These devices are bus transceivers with D-type flip-flops which act as internal storage registers. Data on the A bus or the B bus can be clocked into the registers on the LOW-to-HIGH transition of either CAB or CBA clock inputs. Output enable (OE) and direction (DIR) inputs control the transceiver functions. Data present at the high impedance output can be stored in either register or both but only one of the two buses can be enabled as outputs at any one time. The select controls (SAB and SBA) can multiplex stored and transparent (real time) data. The direction control determines which data bus will receive data when the output enable (OE) is LOW. In the high impedance mode (output enable HIGH), A data can be stored in one register and B data can be stored in the other register. The clocks are not gated with the direction (DIR) and output enable (\overline{OE}) terminals; data at the A or B terminals can be clocked into the storage flip-flops at any

The CD54HC646, 648 and CD54HCT646, 648 are supplied in 24-lead dual-in-line frit-seal ceramic packages (F suffix). The CD74HC646, 648 and CD74HC7646, 648 are supplied in 24-lead dual-in-line, narrow-body plastic packages (EN suffix), in 24-lead dual-in-line, wide-body plastic packages (E suffix), and in 24-lead dual-in-line surface-mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range): Standard Outputs - 10 LSTTL Loads Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range: CD74HC/HCT: -40 to +85° C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types: 2 to 6 V Operation High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC}; @ V_{CC} = 5 V
- CD54HCT/CD74HCT Types:


 4.5 to 5.5 V Operation

 Direct LSTTL Input Logic Compatibility


 V_{IL} = 0.8 V Max., V_{IH} = 2 V Min.

 CMOS Input Compatibility

 I₁ ≤ 1 μA @ V_{OL}, V_{OH}



TERMINAL ASSIGNMENT



92CL - 3853ORI

Fig. 1 — Logic Diagram.

FUNCTION TABLE

INPUTS						DAT	A I/O #	OPERATION OR FUNCTION						
ŌĒ	DIR	CAB	CBA	SAB	SBA	A0 THRU A7	BO THRU B7	646	648					
Х	Х		Х	Х	Х	Input	Not specified	Store A, B unspecified	Store A, B unspecified					
X	Х	X	~	X	X	Not specified	Input	Store B, A unspecified	Store B, A unspecified					
Н	Х			Х	Х			Store A and B Data	Store A and B Data					
н	X	H or L	H or L	Х	Х	Input	Input	Isolation, hold storage	Isolation, hold storage					
L	L	х	Х	Х	L			Real-Time B Data to A Bus	Real-Time B Data to A Bus					
L	L	x	H or L	Х	н	Output	Input	Stored B Data to A Bus	Stored B Data to A Bus					
L	Н	х	х	L	х	1		Real-Time A Data to B Bus	Real-Time A Data to B Bus					
L	Н	H or L	х	н	х	Input	Output	Stored A Data to B Bus	Stored A Data to B Bus					

[#] The data output functions may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (Vcc):	
(Voltages referenced to ground)	0.5 to + 7 V
DC INPUT DIODE CURRENT, IIK (FOR V. < -0.5 V OR V. > Vcc -0.5V)	±20mA
DC OUTPUT DIODE CURRENT, IOK (FOR Vo < -0.5 V OR Vo > Vcc +0.5V)	±20mA
DC DRAIN CURRENT, PER OUTPUT (I _o) (FOR -0.5 V < V _o < V _{cc} + 0.5V)	±35mA
DC V _{cc} OR GROUND CURRENT (I _{cc})	±70mA
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -40 to +60°C (PACKAGE TYPE E)	500 mW
Fbr T _A = +60 to +85° C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -55 to +100°C (PACKAGE TYPE F, H)	500 mW
For T _A = +100 to +125°C (PACKAGE TYPE F, H)	
For T _A = -40 to +70°C (PACKAGE TYPE M)	400 mW
For T _A = +70 to +125° C (PACKAGE TYPE M)	Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (T _A):	
PACKAGE TYPE E, M	40 to +85°C
PACKAGE TYPE F, H	55 to → 125°C
STORAGE TEMPERATURE (Tstg)	65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s max	265° C
Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)	
with solder contacting lead tips only	300°C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	LIN	UNITS			
CHARACTERISTIC	MIN.	MAX.	UNITS		
Supply-Voltage Range (For T _A = Full Package-Temperature Range) V _{cc} :*					
CD54/74HC Types	2	6	V		
CD54/74HCT Types	4.5	5.5			
DC Input or Output Voltage VIN. VOUT	0	V _{cc}	V		
Operating Temperature T _A :					
CD74 Types	-40	+85	°C		
CD54 Types	-55	+125	L		
Input Rise and Fall Times t _r , t _f					
at 2 V	0	1000			
at 4.5 V	0	500	ns		
at 6 V	0	400			

^{*}Unless otherwise specified, all voltages are referenced to Ground.

To prevent excess currents in the High-Z modes all I/O terminals should be terminated with 10K Ω resistors.

STATIC ELECTRICAL CHARACTERISTICS

				IC848/CD54HC848 IC848/CD54HC848						CD74HCT646/CD54HCT646 CD74HCT648/CD54HCT648										
CHARACTERISTIC	COI		74HC/54HC TYPES			74HC 54HC TYPES TYPES		TEST CONDITIONS		74HCT/54HCT NS TYPES			,	ICT PES	54HCT TYPES					
CHARACTERISTIC	۷,	I _o	V _{cc}		+25°C		1	-40/ +85°C		5/ 5°C	V,	V _{cc}	+25°C				10/ 5°C	-55/ +125°C		UNITS
		""	ľ	Min	Тур	Max	Min	Max	Min	Max	'	ľ	Min	Тур	Max	Min	Max	Min	Max	:
High-Level			2	1.5	_	-	1.5	-	1.5	-		4.5								
Input Voltage V _{IH}			4.5	3.15	-	-	3.15	-	3.15	_] -	to	2	_	-	2	_	2	_	v
			6	4.2	_	~	4.2	-	4.2	_		5.5								
Low-Level			2	_	_	0.5	_	0.5	_	0.5		4.5								
Input Voltage V _n			4.5	_	_	1.35	-	1.35	-	1.35	i –	to	_	_	0.8	_	0.8	-	0.8	v
			6		_	1.8	-	1.8	-	1.8	1	5.5								
High-Level	Vic		2	1.9	_		1.9	-	1.9	_	V _{IL}									
Output Voltage Von	10	-0.02	4.5	4.4		-	4.4	-	4.4	_	or	4.5	4.4	_	-	4.4		4.4		٧
CMOS Loads	V ₁₁₁		6	5.9		~	5.9	-	5.9	_	V									
	V _R										V _{ii}									
TTL Loads	or	-6	4.5	3.98	_	-	3.84	-	3.7	-	or	4.5	3.98			3.84	-	3.7	-	v
(Bus Driver)	V _{IH}	-7.8	6	5.48	_		5.34	-	5.2	_	V									
Low-Level	V _{IL}		2	-	_	0.1		0.1	_	0.1	Vit									
Output Voltage Vo.	or	0.02	4.5	-	_	0.1	-	0.1	-	0.1	or	4.5	-	_	0.1	–	0.1	–	0.1	٧
CMOS Loads	V _{i+}		6	_	-	0.1	_	0.1	-	0.1	V,,,									
	V _{ic}										Vic									
TTL Loads	Or	6	4.5	-	_	0.26	-	0.33	-	0.4	or	4.5	-	-	0.26	-	0.33	_	0.4	٧
(Bus Driver)	V _{s+}	7.8	6	_	-	0.26	_	0.33	-	0.4	V.,,									
Input Leakage	Vec										Any									
Current I	Or		6	_	_	±0.1		±1	_	<u>±</u> 1	Voltage Between	5.5	-	-	±0.1	-	<u>•</u> 1		<u>±</u> 1	μΑ
	Gnd										V _{cc} & Gnd									
Quiescent	\mathbf{A}^{cc}										V _{Ct.}									
Device	or	0	6	-	_	8		80	-	160	or	5.5	_	-	8	-	80		160	μΑ
Current I _{cc}	Gnd					<u> </u>					Gnd									
Additional Quiescent Device Current per input pin: 1 unit load											V _{cc} -2.1	4.5 to 5.5	_	100	360	ı	450		490	μΑ
3-State	V _{ii}	N° = N°C		_	Γ				Ι		V _{II}									
Leakage Current	Or Or	or or	6		_	±0.5		<u>+</u> 50	_	±10	or	5.5		_	±0 5		<u> </u>		±10	μА
loz	V ₂₄	Gnd	ľ		-	20.3	_	-50	-	٠,٠	V _m	V.0			_0 3	·	0	_	0	μ.

^{*}For dual-supply systems theoretical worst case (V₁ = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA. HCT Input Loading Table

TIC I input coading Table						
Input	Unit Loads*					
ŌĒ	1.3					
DIR	0.75					
Clock A→B, B →A	0.6					
Select A, Select B	0.45					
Inputs A0-A7, B0-B7	0.3					

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25° C.

SWITCHING CHARACTERISTICS (Vcc = 5 V, TA = 25°C, Input t, t, = 6 ns)

CHARACTERISTIC		CL	TYP	CAL	UNITS
CHANACTERISTIC		(pF)	HC	HCT	UNITS
Propagation Delays Store A Data to B Bus (646)	t евн, t _{ehl}	15	18	18	ns
Store B Data to A Bus (646)	t _{PLH} , t _{PHL}	15	18	18	ns
Store A Data to B Bus (648)	t _{PLH} , t _{PHL}	15	20	23	ns
Store B Data to A Bus (648)	t _{PLH} , t _{PHL}	15	20	23	ns
A Data to B Bus (646)	t _{PLH} , t _{PHL}	15	12	15	ns
B Data to A Bus (646)	t _{PLH} , t _{PHL}	15	12	15	ns
A Data to B Bus (648)	t _{PLH} , t _{PHL}	15	12	15	ns
B Data to A Bus (648)	t _{РСН} , t _{РНС}	15	12	15	ns
Select to Data (646)	t _{PLH} , t _{PHL}	15	14	19	ns
Select to Data (648)	t _{PLH} , t _{PHL}	15	16	19	ns
3-State Disabling Time	t _{PLZ} , t _{PHZ}	15	14	14	ns
3-State Enabling Time	t _{PZL} , t _{PZH}	15	14	19	ns
Max Frequency	f _{max}	15	60	45	MHz
Power Dissipation Capacitance*	C _{PD}		52	52	ρF

^{*}C_{PD} is used to determine the dynamic power consumption, per package.

 $P_{D_q} = V_{CC}^2 C_{PD} f_t + \sum V_{CC}^2 C_L f_0$ where:

C_L = output load capacitance

V_{cc} = supply voltage

f, = input frequency

fo = output frequency

PREREQUISITE FOR SWITCHING FUNCTION

			25°C						o +85°	C	-55°C to +125°C				
CHARACTERISTIC	,	Vcc	HC		HCT		74HC		74HCT		54HC		54HCT		UNITS
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
		2	6			-	5	_	_	_	4	_		-	
Maximum Frequency	f _{MAX}	4.5	30	-	25		25		20		20	—	17] —	MHZ
		6	35	_			29	_	-	—	23	-	_	-	
Set Up Time		2	60		-	_	75	_	_	_	90	_		T –	
Data to Clock	•	4.5	12		12	-	15	_	15	_	18		18	-	ns
Data to Clock	tsu	6	10		ļ. —	-	13	_	_	_	15		_]	
Hold Time		2	35		-	_	45	_	_	_	55	_		_	
		4.5	7	-	5	_	9	_	5		11		5	_	ns
Data to Clock	t _H	6	6			_	8	<u> </u>	_	_	9			-	l j
		2	80			_	100		_	-	120	_	_	_	
Clock Pulse Width	tw	4.5	16		25	_	20		31	_	24	_	38		ns
		6	14		_	<u> </u>	17				20		_	<u> </u>	

SWITCHING CHARACTERISTICS (CL = 50 pF, Input t, t, = 6 ns)

		}	Γ	25	°C		-4	10°C t	o +85°	,c	-5				
CHARACTERISTIC		Vcc	H	C	Н	CT	74	HC	741	1CT	54	HC	54F	(CT	UNITS
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	1
Propagation Delay,		2	<u> </u>	220	_	_	_	275	_			330		_	
Store A data to B bus	t_{PLH}	4.5	_	44	_	44	_	55		55	_	66		66	ns
Store B data to B bus (646)	t _{PHL}	6		37	_		_	47	-	_		5.6	_		
Store A data to B bus	t _{PLH}	2	 -	240	<u> </u>	<u> </u>	_	300	I —	_	_	360	-	-	
Store B data to A Bus	t _{PHL}	4.5	—	48	_	54	_	60	-	68	_	72	-	81	ns
(648)		6	<u> </u>	41	_	_		51			_	61			
A data to B bus	t _{PLH}	2		135	_	_	_	170	_	_	_	205	-		
B data to A Bus	t_{PHL}	4.5	—	27	—	37		34	-	46		41		56	ns
(646)		6		23	_		- _	29		<u> </u>		35			
A data to B bus	t _{PLH}	2	T —	150	_	_	_	190	<u> </u>	_	_	225	-	_	
B data to A Bus	t _{PHL}	4.5	—	30	_	37	—	38	—	46	-	45	-	56	ns
(648)		6	<u> </u>	26				33	_	_	_	38	-		
Select to Data		2	_	170	_	_	-	215		_		255	-	_	
	t _{PLH}	4.5	_	34		46		43	_	58		51	-	69	ns
(646)	tpHL	6		29	<u> </u>			37	<u></u>	_		43			_
Select to Data		2	_	190	_	_	_	240	_	_	_	285	_	_	
Coloct to Data	t _{PLH}	4.5	 	38	_	46	_	48	 	58		57	_	69	ns
(648)	tenc	6	-	32	_			39		_		48	_	-	
3-State Disabling Time		2		175	_	_	_	220		_		265		_	
Bus to Output or	t _{PLZ}	4.5	-	35	_	35	_	44	_	44		53	-	53	ns
Register to Output	t _{PHZ}	6		30				37				45			
3-State Enabling Time		2	-	175	_		_	220	_	_	_	265	_	[
Bus to Output or	tezu	4.5	-	35	_	45	-	44		56		53	-	68	ns
Register to Output	tpzH	6	<u> </u>	30				37				45			
Output Transition Time		2	_	60	-	_	-	75		-		90	-	-	
]	ttlH	4.5] —	12	-	12	-	15	-	15		18		18	ns
	THE	6		10				13	_			15			
3-State Output			_	-	—]	-		_	_				-]	- [
Capacitance	C。	-	-	20	_	20	_	20	_	20		20	-	20	рF
Input Capacitance	Cı		_	10	_	10	-	10	_	10	_	10	-	10	ρF






Fig. 2 — Data setup and hold times.





54/74HC	54/74HCT
V _{cc}	3V
50% V _{CC}	1.3 V
	V _{cc}

Fig. 3 — Transition times and propagation delay times.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated