

Data sheet acquired from Harris Semiconductor SCHS258 NOT RECOMMENDED

January 1997

Features

- Buffered Inputs
- Typical Propagation Delay: 6.4ns at V<sub>CC</sub> = 5V,  $T_A = 25^{\circ}C, C_L = 50pF$

FOR NEW DESIGNS

Use CMOS Technology

- Noninverting
- Family Features
  - SCR Latchup Resistant BiCMOS Process and

# *CD74FCT543*

# **BiCMOS FCT Interface Logic,** Octal Register/Transceiver, Three-State

**Circuit Design** 

- Speed of Bipolar FAST™/AS/S
- 64mA Output Sink Current
- Output Voltage Swing Limited to 3.7V at V<sub>CC</sub> = 5V
- Controlled Output Edge Rates
- Input/Output Isolation to V<sub>CC</sub>
- BiCMOS Technology with Low Quiescent Power

### Ordering Information

PART NUMBER	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE	PKG. NO.
CD74FCT543EN	0 to 70	24 Ld PDIP	E24.3
CD74FCT543M	0 to 70	24 Ld SOIC	M24.3
CD74FCT543SM	0 to 70	24 Ld SSOP	M24.209

NOTE: When ordering the suffix M and SM packages, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

Pinout




LEBA 1	1	0—	24	vcc
OEBA 2	1		23	CEBA
A0 3	1		22	B0
A1 4	1		21	B1
A2 5	1		20	B2
A3 6	1		19	B3
A4 🔽	1		18	B4
A5 8	1		17	B5
A6 9	1		16	B6
A7 10	2		15	B7
CEAB 11			14	LEAB
GND 12	2		13	OEAB

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

## CD74FCT543

# Functional Diagram



TRUTH TABLE For A to B (Symmetric with B to A)

	INPUTS		LATCH STATUS	OUTPUT BUFFERS
CEAB	LEAB	OEAB	Α ΤΟ Β	B0 THRU B7
Н	X	Х	Storing	High Z
Х	Н	-	Storing	-
Х	-	Н	-	High Z
L	L	L	Transparent	Current A Inputs
L	Н	L	Storing	Previous A Inputs (Note 1)

NOTE:

1. Before LEAB LOW to HIGH Transition

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

A to B data flow shown; B to A flow control is the same, except using  $\overline{CEBA}$ ,  $\overline{LEBA}$ , and  $\overline{OEBA}$ .

# IEC Logic Symbol

#### CD74FCT543



#### **Absolute Maximum Ratings**

DC Supply Voltage (V <sub>CC</sub> )
DC Input Diode Current, I <sub>IK</sub> (For V <sub>I</sub> < -0.5V)20mA
DC Output Diode Current, I <sub>OK</sub> (for V <sub>O</sub> < -0.5V)50mA
DC Output Sink Current per Output Pin, IO
DC Output Source Current per Output Pin, IO
DC V <sub>CC</sub> Current (I <sub>CC</sub> )140mA
DC Ground Current (I <sub>GND</sub> )528mA

#### **Operating Conditions**

Operating Temperature Range (T <sub>A</sub> )	
Supply Voltage Range, V <sub>CC</sub> 4.75V to 5.25V	
DC Input Voltage, VI 0 to V <sub>CC</sub>	
DC Output Voltage, $V_0$ 0 to $\leq V_{CC}$	
Input Rise and Fall Slew Rate, dt/dv 0 to 10ns/V	

#### **Thermal Information**

Thermal Resistance (Typical, Note 2)	θ <sub>JA</sub> ( <sup>o</sup> C/W)
PDIP Package	75
SOIC Package	75
SSOP Package	
Maximum Junction Temperature	150 <sup>0</sup> C
Maximum Storage Temperature Range6	5 <sup>0</sup> C to 150 <sup>0</sup> C
Maximum Lead Temperature (Soldering 10s) (SOIC and SSOP-Lead Tips Only)	300 <sup>0</sup> C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

2.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

					AME	BIENT TEMP	PERATURE	E (T <sub>A</sub> )	
		TEST CONDITIONS			25 <sup>0</sup> C		0°C TO 70°C		1
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	V <sub>CC</sub> (V)	MIN	MAX	MIN	MAX	
High Level Input Voltage	VIH			4.75 to 5.25	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>			4.75 to 5.25	-	0.8	-	0.8	V
High Level Output Voltage	VOH	$V_{IH}$ or $V_{IL}$	-15	Min	2.4	-	2.4	-	V
Low Level Output Voltage	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	64	Min	-	0.55	-	0.55	V
High Level Input Current	IIH	V <sub>CC</sub>		Max	-	0.1	-	1	μΑ
Low Level Input Current	۱ <sub>IL</sub>	GND		Max	-	-0.1	-	-1	μA
Three-State Leakage Current	Iozh	V <sub>CC</sub>		Max	-	0.5	-	10	μΑ
	I <sub>OZL</sub>	GND		Max	-	-0.5	-	-10	μA
Input Clamp Voltage	V <sub>IK</sub>	V <sub>CC</sub> or GND	-18	Min	-	-1.2	-	-1.2	V
Short Circuit Output Current (Note 3)	I <sub>OS</sub>	V <sub>O</sub> = 0 V <sub>CC</sub> or GND		Max	-60	-	-60	-	mA
Quiescent Supply Current, MSI	Icc	V <sub>CC</sub> or GND	0	Max	-	8	-	80	μΑ
Additional Quiescent Supply Current per Input Pin TTL Inputs High, 1 Unit Load	ΔI <sub>CC</sub>	3.4V (Note 4)		Max	-	1.6	-	1.6	mA

NOTES:

3. Not more than one output should be shorted at one time. Test duration should not exceed 100ms.

4. Inputs that are not measured are at  $V_{\mbox{CC}}$  or GND.

5. FCT Input Loading: All inputs are 1 unit load. Unit load is  $\Delta I_{CC}$  limit specified in Electrical Specifications table, e.g., 1.6mA Max. at 70°C.

## **CD74FCT543**

## Switching Specifications Over Operating Range FCT Series t<sub>r</sub>, t<sub>f</sub> = 2.5ns, C<sub>L</sub> = 50pF, R<sub>L</sub> (Figure 4)

			25 <sup>0</sup> C	0°C TO 70°C			
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	TYP	MIN	TYP	MAX	UNITS
Propagation Delays							
$An \leftrightarrow Bn$	t <sub>PLH</sub> , t <sub>PHL</sub>	5	6.4	2.5	-	8.5	ns
LEBA to An or LEAB to Bn	t <sub>PLH</sub> , t <sub>PHL</sub>	5	9.4	2.5	-	12.5	ns
CEBA or CEAB to An or Bn	t <sub>PLZ</sub> , t <sub>PHZ</sub>	5	6.8	2	-	9	ns
	t <sub>PZL</sub> , t <sub>PZH</sub>	5	9	2	-	12	ns
Power Dissipation Capacitance	C <sub>PD</sub> (Note 6)	-	49	-	49	-	pF
Minimum (Valley) V <sub>OHV</sub> During Switching of Other Outputs (Output Under Test Not Switching)	VOHV	5	0.5	-	-	-	V
Maximum (Peak) V <sub>OLP</sub> During Switching of Other Outputs (Output Under Test Not Switching)	V <sub>OLP</sub>	5	1	-	-	-	V
Input Capacitance	Cl	-	-	-	-	10	pF
Input/Output Capacitance	C <sub>I/O</sub>	-	-	-	-	15	pF

NOTE:

6. C<sub>PD</sub>, measured per flip-flop, is used to determine the dynamic power consumption. P<sub>D</sub> (per package) = V<sub>CC</sub> I<sub>CC</sub> +  $\Sigma$ (V<sub>CC</sub><sup>2</sup> f<sub>I</sub> C<sub>PD</sub> + V<sub>O</sub><sup>2</sup> f<sub>O</sub> C<sub>L</sub> + V<sub>CC</sub>  $\Delta$ I<sub>CC</sub> D) where: V<sub>CC</sub> = supply voltage  $\Delta$ I<sub>CC</sub> = flow through current x unit load C<sub>L</sub> = output load capacitance D = duty cycle of input high f<sub>O</sub> = output frequency f<sub>L</sub> = input frequency


 $f_{I} = input frequency$ 

## **Prerequisite for Switching**

			25 <sup>0</sup> C	0°C TO 70°C		
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	TYP	MIN	MAX	UNITS
Data to Latch Enable Setup Time	ts∪	5 (Note 7)	-	3	-	ns
Data to Latch Enable Hold Time	t <sub>H</sub>	5	-	2	-	ns
Latch Enable Pulse Width	t <sub>W</sub>	5	-	9	-	ns

NOTE:

7. 5V: Minimum is at 4.75V for  $0^{\circ}$ C to  $70^{\circ}$ C, Typical is at 5V.



11. R.F. fixture with 700MHz design rules required. IC should be soldered into test board and bypassed with 0.1µF capacitor. Scope and probes require 700MHz bandwidth.

#### FIGURE 6. SIMULTANEOUS SWITCHING TRANSIENT WAVEFORMS

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated