## CY54/74FCT646T

SCCS031 - July 1994 - Revised March 2000

# 8-Bit Registered Transceiver


#### **Features**

- Function, pinout, and drive compatible with FCT and F logic
- FCT-C speed at 5.4 ns max. (Com'l)
   FCT-A speed at 6.3 ns max. (Com'l)
- Reduced V<sub>OH</sub> (typically = 3.3V) versions of equivalent FCT functions
- Edge-rate control circuitry for significantly improved noise characteristics
- Power-off disable feature permits live insertion
- · Matched rise and fall times
- · Fully compatible with TTL input and output logic levels
- ESD > 2000V
- Sink current Source current
   64 mA (Com'l), 48 mA (Mil)
   32 mA (Com'l), 12 mA (Mil)
- Independent register for A and B buses
- Extended commercial range of -40°C to +85°C

### **Functional Description**

The FCT646T consists of a bus transceiver circuit with three-state, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a HIGH logic level. Enable Control  $\overline{G}$  and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high-impedance port may be stored in either the A or B register, or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control  $\overline{G}$  is Active LOW. In the isolation mode (enable Control  $\overline{G}$  HIGH), A data may be stored in the B register and/or B data may be stored in the A register.


The outputs of the FCT646T are designed with a power-off disable feature to allow for live insertion of boards.



#### **Pin Description**

Name	Description
A	Data Register A Inputs, Data Register B Outputs
В	Data Register B Inputs, Data Register A Outputs
CPAB, CPBA	Clock Pulse Inputs
SAB, SBA	Output Data Source Select Inputs
DIR, G	Output Enable Inputs





#### Function Table<sup>[2]</sup>

Inputs					Data	<b>I/O</b> <sup>[3]</sup>	Operation or Function	
G	DIR	CPAB	СРВА	SAB	SBA	A <sub>1</sub> thru A <sub>8</sub>	B <sub>1</sub> thru B <sub>8</sub>	FCT646T
H H	X	H or L	H or L	X X	X	Input	Input	Isolation Store A and B Data
L L	L L	X X	X H or L	X X	L H	Output	Input	Real Time B Data to A Bus Stored B Data to A Bus
L L	H H	X H or L	X X	L H	X X	Input	Output	Real Time A Data to B Bus Stored A Data to B Bus

#### Notes:

- Cannot transfer data to A bus and B bus simultaneously.
   H = HIGH Voltage Level, L = LOW Voltage Level, ∫ = LOW-to-HIGH Transition, X = Don't Care.
   The data output functions may be enabled or disabled by various signals at the G or DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the clock inputs.



#### Maximum Ratings<sup>[4, 5]</sup>

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied ......-65°C to +135°C Supply Voltage to Ground Potential ..... -0.5V to +7.0V DC Input Voltage......-0.5V to +7.0V DC Output Voltage ...... -0.5V to +7.0V

Power Dissipation	0.5W
Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	

### **Operating Range**

Range	Range	Ambient Temperature	v <sub>cc</sub>
Commercial	All	-40°C to +85°C	5V ± 5%
Military <sup>[6]</sup>	All	–55°C to +125°C	5V ± 10%

# DC Output Current (Maximum Sink Current/Pin)......120 mA **Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Condition	ıs	Min.	Typ. <sup>[7]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> =Min., I <sub>OH</sub> =–32 mA	Com'l	2.0			V
		V <sub>CC</sub> =Min., I <sub>OH</sub> =–15 mA	Com'l	2.4	3.3		V
		V <sub>CC</sub> =Min., I <sub>OH</sub> =–12 mA	Mil	2.4	3.3		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> =Min., I <sub>OL</sub> =64 mA	Com'l		0.3	0.55	V
		V <sub>CC</sub> =Min., I <sub>OL</sub> =48 mA	Mil		0.3	0.55	V
V <sub>IH</sub>	Input HIGH Voltage			2.0			V
V <sub>IL</sub>	Input LOW Voltage					0.8	V
V <sub>H</sub>	Hysteresis <sup>[8]</sup>	All inputs			0.2		V
V <sub>IK</sub>	Input Clamp Diode Voltage	V <sub>CC</sub> =Min., I <sub>IN</sub> =–18 mA			-0.7	-1.2	V
I <sub>I</sub>	Input HIGH Current	V <sub>CC</sub> =Max., V <sub>IN</sub> =V <sub>CC</sub>				5	μΑ
I <sub>IH</sub>	Input HIGH Current <sup>[8]</sup>	V <sub>CC</sub> =Max., V <sub>IN</sub> =2.7V				±1	μΑ
I <sub>IL</sub>	Input LOW Current <sup>[8]</sup>	V <sub>CC</sub> =Max., V <sub>IN</sub> =0.5V				±1	μΑ
I <sub>OS</sub>	Output Short Circuit Current <sup>[9]</sup>	V <sub>CC</sub> =Max., V <sub>OUT</sub> =0.0V		-60	-120	-225	mA
I <sub>OFF</sub>	Power-Off Disable	V <sub>CC</sub> =0V, V <sub>OUT</sub> =4.5V				±1	μΑ

#### Capacitance<sup>[8]</sup>

Parameter	Description	Typ. <sup>[7]</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance	6	10	pF
C <sub>OUT</sub>	Output Capacitance	8	12	pF

#### Notes:

Unless otherwise noted, these limits are over the operating free-air temperature range. Unused inputs must always be connected to an appropriate logic voltage level, preferably either  $V_{CC}$  or ground.  $T_A$  is the "instant on" case temperature. Typical values are at  $V_{CC}$ =5.0V,  $T_A$ =+25°C ambient. This parameter is specified but not tested. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.



### **Power Supply Characteristics**

Parameter	Description	Test Conditions	<b>Typ.</b> <sup>[7]</sup>	Max.	Unit
Icc	Quiescent Power Supply Current	V <sub>CC</sub> =Max., V <sub>IN</sub> ≤0.2V, V <sub>IN</sub> ≥V <sub>CC</sub> −0.2V	0.1	0.2	mA
Δl <sub>CC</sub>	Quiescent Power Supply Current (TTL inputs HIGH)	V <sub>CC</sub> =Max., V <sub>IN</sub> =3.4V, f <sub>1</sub> =0, Outputs Open <sup>[10]</sup>	0.5	2.0	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>[11]</sup>	V <sub>CC</sub> =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, G=DIR=GND, GAB=GBA=GND, V <sub>IN</sub> ≤0.2V or V <sub>IN</sub> ≥V <sub>CC</sub> −0.2V	0.06	0.12	mA/MHz
l <sub>C</sub>	Total Power Supply Current <sup>[12]</sup>	$V_{CC}=Max.$ , $f_0=10$ MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1=5$ MHz, $\overline{G}=DIR=GND$ , $GAB=\overline{GBA}=GND$ , $V_{IN}\leq 0.2V$ or $V_{IN}\geq V_{CC}-0.2V$	0.7	1.4	mA
		$V_{CC}=$ Max., $f_0=10$ MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1=5$ MHz, $\overline{G}=$ DIR=GND, GAB= $\overline{GBA}=$ GND, $V_{IN}=3.4V$ or $V_{IN}=GND$	1.2	3.4	mA
		$V_{CC}=Max.$ , $f_0=10$ MHz, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1=5$ MHz, $\overline{G}=DIR=GND$ , $GAB=\overline{GBA}=GND$ , $V_{IN}\le 0.2V$ or $V_{IN}\ge V_{CC}-0.2V$	2.8	5.6 <sup>[13]</sup>	mA
		$V_{CC}=Max.$ , $f_0=10$ MHz, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1=5$ MHz, $\overline{G}=DIR=GND$ , $GAB=\overline{GBA}=GND$ , $V_{IN}=3.4V$ or $V_{IN}=GND$	5.1	14.6 <sup>[13]</sup>	mA

Notes:

10. Per TTL driven input (V<sub>IN</sub>=3.4V); all other inputs at V<sub>CC</sub> or GND.

11. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

12. I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>
I<sub>C</sub> = I<sub>CC</sub>+ΔI<sub>CC</sub>D<sub>H</sub>N<sub>T</sub>+I<sub>CCD</sub>(f<sub>0</sub>/2 + f<sub>1</sub>N<sub>1</sub>)
I<sub>CC</sub> = Quiescent Current with CMOS input levels
ΔI<sub>CC</sub> = Power Supply Current for a TTL HIGH input (V<sub>IN</sub>=3.4V)
D<sub>H</sub> = Duty Cycle for TTL inputs HIGH
N<sub>T</sub> = Number of TTL inputs at D<sub>H</sub>
I<sub>CCD</sub> = Dynamic Current caused by an input transition pair (HLH or LHL)
f<sub>0</sub> = Clock frequency for registered devices, otherwise zero
f<sub>1</sub> = Input signal frequency
N<sub>1</sub> = Number of inputs changing at f<sub>1</sub>
All currents are in milliamps and all frequencies are in megahertz.

f<sub>0</sub> = Clock frequency for registered devices, otherwise zero
f<sub>1</sub> = Input signal frequency
N<sub>1</sub> = Number of inputs changing at f<sub>1</sub>
All currents are in milliamps and all frequencies are in megahertz.

13. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are specified but not tested.



# Switching Characteristics Over the Operating Range<sup>[14]</sup>

			FCT646T				FCT646AT		
		Mili	tary	Comm	nercial	Comn	nercial		Eia
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Fig. No. <sup>[15]</sup>
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Bus to Bus	2.0	11.0	1.5	9.0	1.5	6.3	ns	1, 3
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time Enable to Bus and DIR to A <sub>n</sub> or B <sub>n</sub>	2.0	15.0	1.5	14.0	1.5	9.8	ns	1, 7, 8
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time G to Bus and DIR to Bus	2.0	11.0	1.5	9.0	1.5	6.3	ns	1, 7, 8
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to Bus	2.0	10.0	1.5	9.0	1.5	6.3	ns	1, 5
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay SBA or SAB to A or B	2.0	12.0	1.5	11.0	1.5	7.7	ns	1, 5
t <sub>S</sub>	Set-Up Time HIGH or LOW, Bus to Clock	4.5		4.0		2.0		ns	4
t <sub>H</sub>	Hold Time HIGH or LOW, Bus to Clock	2.0		2.0		1.5		ns	4
t <sub>W</sub>	Pulse Width, HIGH or LOW [8]	6.0		6.0		5.0		ns	5

		FCT646CT					
		Milit	ary	Commercial			Fig
Parameter	Description	Min.	Max.	Min.	Max.	Unit	Fig. No. <sup>[15]</sup>
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Bus to Bus	1.5	6.0	1.5	5.4	ns	1, 3
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time Enable to Bus and DIR to A <sub>n</sub> or B <sub>n</sub>	1.5	8.9	1.5	7.8	ns	1, 7, 8
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time G to Bus and DIR toBus	1.5	7.7	1.5	6.3	ns	1, 7, 8
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to Bus	1.5	6.3	1.5	5.7	ns	1, 5
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay SBA or SAB to A or B	1.5	7.0	1.5	6.2	ns	1, 5
t <sub>S</sub>	Set-Up Time, HIGH or LOW, Bus to Clock	2.0		2.0		ns	4
t <sub>H</sub>	Hold Time, HIGH or LOW, Bus to Clock	1.5		1.5		ns	4
t <sub>W</sub>	Pulse Width, <sup>[8]</sup> HIGH or LOW	5.0		5.0		ns	5

Notes:

14. Minimum limits are specified but not tested on Propagation Delays.

15. See "Parameter Measurement Information" in the General Information Section.




## **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.4	CY74FCT646CTQCT	Q13	24-Lead (150-Mil) QSOP	Commercial
	CY74FCT646CTSOC/SOCT	S13	24-Lead (300-Mil) Molded SOIC	
6.0	CY54FCT646CTLMB	L64	28-Square Leadless Chip Carrier	Military
6.3	CY74FCT646ATQCT	Q13	24-Lead (150-Mil) QSOP	Commercial
	CY74FCT646ATSOC/SOCT	S13	24-Lead (300-Mil) Molded SOIC	
9.0	CY74FCT646TQCT	Q13	24-Lead (150-Mil) QSOP	Commercial
	CY74FCT646TSOC/SOCT	S13	24-Lead (300-Mil) Molded SOIC	
11.0	CY54FCT646TLMB	L64	28-Square Leadless Chip Carrier	Military

Document #: 38-00267-C

# Package Diagrams


## 28-Square Leadless Chip Carrier L64 MIL-STD-1835 C-4







## Package Diagrams (continued)

#### 24-Lead Quarter Size Outline Q13










DIMENSIONS IN INCHES  $\frac{\text{MIN.}}{\text{MAX.}}$  LEAD COPLANARITY 0.004 MAX.

#### 24-Lead (300-Mil) Molded SOIC S13



DIMENSIONS IN INCHES MIN. MAX.
LEAD COPLANARITY 0.004 MAX.





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated