SCBS212D - JUNE 1992 - REVISED JULY 1999

		_
<ul> <li>Members of the Texas Instruments Widebus<sup>™</sup> Family</li> </ul>	SN54ABT16646 WD PACKAGE SN74ABT16646 DGG OR DL PACKAGE (TOP VIEW)	:
● State-of-the-Art <i>EPIC-</i> II <i>B</i> <sup>™</sup> BiCMOS Design		
Significantly Reduces Power Dissipation		
Latch-Up Performance Exceeds 500 mA Per	1CLKAB 🛛 2 55 🗍 1CLKBA	
JESD 17	1SAB 🛛 3 54 🗍 1SBA	
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce) &lt; 1 V</li> </ul>	GND 🛛 4 🛛 53 🗍 GND	
at $V_{CC} = 5 \overline{V}$ , $T_A = 25^{\circ}C$	1A1 🚺 5 52 🚺 1B1	
<ul> <li>Distributed V<sub>CC</sub> and GND Pin Configuration</li> </ul>	1A2 🛛 6 51 🗍 1B2	
Minimizes High-Speed Switching Noise	V <sub>CC</sub> [ 7 50 ] V <sub>CC</sub>	
	1A3 8 49 11B3	
<ul> <li>Flow-Through Architecture Optimizes PCB</li> </ul>	1A4 🛛 9 48 🗍 1B4	
Layout	1A5 🛛 10 47 🗍 1B5	
<ul> <li>High-Drive Outputs (–32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)</li> </ul>	GND 🛛 11 46 🗍 GND	
<ul> <li>Package Options Include Plastic Shrink</li> </ul>	1A6 🛛 12 45 🗍 1B6	
Small-Outline (DL), Thin Shrink	1A7 🛛 13 44 🗍 1B7	
Small-Outline (DGG) Packages and 380-mil	1A8 🛛 14 43 🗍 1B8	
Fine-Pitch Ceramic Flat (WD) Package	2A1 🛛 15 42 🗍 2B1	
Using 25-mil Center-to-Center Spacings	2A2 🛛 16 41 🗍 2B2	
	2A3 🛛 17 40 🗍 2B3	
description	GND 🛛 18 39 🗍 GND	
The 'ABT16646 devices consist of	2A4 🛛 19 38 🗍 2B4	
bus-transceiver circuits, D-type flip-flops, and	2A5 🛛 20 37 🗍 2B5	
control circuitry arranged for multiplexed	2A6 🛛 21 36 🗍 2B6	
transmission of data directly from the input bus or	V <sub>CC</sub> [] 22 35 [] V <sub>CC</sub>	
from the internal registers.	2A7 23 34 2B7	
5	2A8 24 33 2B8	
These devices can be used as two 8-bit	GND 🛛 25 32 🗍 GND	

transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of (CLKAB or CLKBA) input. four fundamental bus-man can be performed with the

A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT16646 devices.	2CLKAB 27 30 2CLKBA 2DIR 28 29 20E
Output-enable ( $\overline{OE}$ ) and direction-control (DIR) inputs are pro transceiver mode, data present at the high-impedance port r select-control (SAB and SBA) inputs can multiplex stored and used for select control eliminates the typical decoding glitch t	may be stored in either register or in both. The d real-time (transparent mode) data. The circuitry that occurs in a multiplexer during the transition

2SAB 🛿 26

31 🛛 2SBA

between stored and real-time data. The direction control (DIR) determines which bus receives data when OE is low. In the isolation mode ( $\overline{OE}$  high), A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCBS212D - JUNE 1992 - REVISED JULY 1999

### description (continued)

The SN54ABT16646 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16646 is characterized for operation from -40°C to 85°C.


FUNCTION TABLE										
		INP	UTS			DATA	a 1/0†	OPERATION OR FUNCTION		
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION		
Х	Х	$\uparrow$	Х	Х	Х	Input	Unspecified	Store A, B unspecified <sup>†</sup>		
х	Х	Х	$\uparrow$	Х	Х	Unspecified	Input	Store B, A unspecified <sup>†</sup>		
Н	Х	$\uparrow$	$\uparrow$	Х	Х	Input	Input	Store A and B data		
Н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage		
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus		
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus		
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B Bus		
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to bus		

<sup>†</sup> The data-output functions can be enabled or disabled by various signals at OE or DIR. Data-input functions always are enabled, i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.





SCBS212D - JUNE 1992 - REVISED JULY 1999




**Figure 1. Bus-Management Functions** 



SCBS212D - JUNE 1992 - REVISED JULY 1999

### logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS212D - JUNE 1992 - REVISED JULY 1999

## logic diagram (positive logic)





SCBS212D - JUNE 1992 - REVISED JULY 1999

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1) Voltage range applied to any output in the high or power-off state, V <sub>O</sub> Current into any output in the low state, I <sub>O</sub> : SN54ABT16646 SN74ABT16646	0.5 V to 7 V 0.5 V to 5.5 V 
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ ( $V_{O} < 0$ )	
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package	
DL package	
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

### recommended operating conditions (see Note 3)

			SN54AB1	16646	SN74AB1	Г16646	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	VIL Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	VCC	0	VCC	V
IОН	High-level output current			-24		-32	mA
I <sub>OL</sub>	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Τ <sub>Α</sub>	Operating free-air temperature	Dperating free-air temperature		125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS212D - JUNE 1992 - REVISED JULY 1999

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAG		TEST CON	T <sub>A</sub> = 25°C			SN54AB	Г16646	SN74AB1	UNIT		
PARAMETER		TEST CON	DITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V
		V <sub>CC</sub> = 4.5 V,	IOH = -3 mA	2.5			2.5		2.5		
V		$V_{CC} = 5 V,$	$I_{OH} = -3 \text{ mA}$	3			3		3		V
VOH		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -24 mA	2			2				V
		VCC = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2		
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			V
VOL		VCC = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	V
V <sub>hys</sub>					100						mV
lı	Control inputs	$V_{CC} = 5.5 V, V_{I} = V_{C}$	CC or GND			±1		±1		±1	μA
	A or B ports					±20		±20		±20	
IOZH‡		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			10		10		10	μΑ
I <sub>OZL</sub> ‡		V <sub>CC</sub> = 5.5 V,	$V_{O} = 0.5 V$			-10		-10		-10	μA
loff		$V_{CC} = 0,$	$V_I \text{ or } V_O \leq 4.5 \text{ V}$			±100				±100	μΑ
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ
ΙΟ§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA
		V <sub>CC</sub> = 5.5 V,	Outputs high			2		2		2	
ICC	A or B ports	$I_{O} = 0,$	Outputs low			32		32		32	mA
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled			2		2		2	
	Data inputs	$V_{CC} = 5.5 V$ , One input at 3.4 V,	Outputs enabled			50		50		50	
$\Delta I_{CC}\P$	Data inputs	Other inputs at V <sub>CC</sub> or GND	Outputs disabled			50		50		50	μΑ
	Control inputs	$V_{CC} = 5.5 V$ , One in Other inputs at $V_{CC}$			50		50		50		
Ci	Control inputs	VI = 2.5 V or 0.5 V			4						pF
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			8						pF

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC} = 5 V$ .

<sup>‡</sup> The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



SCBS212D - JUNE 1992 - REVISED JULY 1999

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

		SN54AB		3T16646		
		V <sub>CC</sub> = T <sub>A</sub> = 2	= 5 V, 25°C	MIN	МАХ	UNIT
		MIN	MAX			
fclock	Clock frequency		125		125	MHz
tw	Pulse duration, CLK high or low	4.3		4.3		ns
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	3.5		4		ns
t <sub>h</sub>	Hold time, A or B after CLKAB↑ or CLKBA↑	0.5		0.5		ns

### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

			SN74AE	BT16646			
		V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C				МАХ	UNIT
		MIN	MAX				
fclock	Clock frequency		125		125	MHz	
tw	Pulse duration, CLK high or low	4.3		4.3		ns	
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	3		3		ns	
t <sub>h</sub>	Hold time, A or B after CLKAB↑ or CLKBA↑	0		0		ns	



### SN54ABT16646, SN74ABT16646 **16-BIT BUS TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS SCBS212D - JUNE 1992 - REVISED JULY 1999

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V( T	CC = 5 V A = 25°C	/, ;	MIN	МАХ	UNIT
			MIN	TYP	MAX			
f <sub>max</sub>			125			125		MHz
<sup>t</sup> PLH	CLKBA or CLKAB	A or B	1.5	3.1	4	1	5	ns
<sup>t</sup> PHL	CERBA OF CERAB	AUD	1.5	3.2	4.1	1	5	115
<sup>t</sup> PLH	A or B	B or A	1	2.3	3.2	0.6	4	ns
<sup>t</sup> PHL		BUIA	1	3	4.1	0.6	4.9	115
<sup>t</sup> PLH	SAB or SBA <sup>†</sup>	B or A	1	2.9	4.3	0.6	5.3	ns
<sup>t</sup> PHL	SAB OF SBAT	BUIA	1	3.1	4.3	0.6	5.3	115
<sup>t</sup> PZH	OE	A or B	1	3.4	4.6	0.6	5.9	ns
<sup>t</sup> PZL	UE	AUB	1.5	3.5	5.3	1	6	115
<sup>t</sup> PHZ	OE	A or B	1.5	3.9	5.6	1	6.4	ns
<sup>t</sup> PLZ	ÛE	AUD	1.5	3.1	4.4	1	4.7	115
<sup>t</sup> PZH	DIR	A or B	1	3.2	4.5	0.6	5.8	ns
<sup>t</sup> PZL	DIR		1.5	3.4	5.1	1	6.7	115
<sup>t</sup> PHZ	DIR	A or B	2	4.2	5.9	1.2	7.1	
<sup>t</sup> PLZ		AUB	1.5	3.6	5.1	1	6.2	ns

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.


# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			MIN	МАХ	UNIT
			MIN	TYP	MAX			
f <sub>max</sub>			125			125		MHz
<sup>t</sup> PLH	CLKBA or CLKAB	A or B	1.5	3.1	4	1.5	4.9	ns
<sup>t</sup> PHL	CERBA OF CERAB	AUD	1.5	3.2	4.1	1.5	4.7	115
<sup>t</sup> PLH	A or B	B or A	1	2.3	3.2	1	3.9	ns
<sup>t</sup> PHL		DUIA	1	3	4.1	1	4.6	115
<sup>t</sup> PLH	SAB or SBA <sup>†</sup>	B or A	1	2.9	4.3	1	5	ns
<sup>t</sup> PHL	SAD OF SDAT	DUIA	1	3.1	4.3	1	5	115
<sup>t</sup> PZH	OE	A or B	1	3.4	4.6	1	5.5	ns
<sup>t</sup> PZL	UE	AUD	1.5	3.5	4.9	1.5	5.7	115
<sup>t</sup> PHZ	OE	A or B	1.5	3.9	4.9	1.5	5.4	ns
<sup>t</sup> PLZ	ÛE	AUD	1.5	3.1	4.1	1.5	4.5	115
<sup>t</sup> PZH	DIR	A or B	1	3.2	4.5	1	5.4	ns
<sup>t</sup> PZL	DIR	AUD	1.5	3.4	4.8	1.5	5.6	115
<sup>t</sup> PHZ	DIR	A or B	2	4.2	5.7	2	6.7	ns
<sup>t</sup> PLZ		AUD	1.5	3.6	5.1	1.5	5.9	115

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.



SCBS212D - JUNE 1992 - REVISED JULY 1999



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated