SCBS215B - FEBRUARY 1991 - REVISED JANUARY 1997

| Members of the Texas Instruments Widebus[™] Family | SN74ABT16 | | VD PACKAGE DL PACKAGE |
|--|----------------------------|--------------|--------------------------------|
| State-of-the-Art EPIC-IIB[™] BiCMOS Design Significantly Reduces Power Dissipation | 10EAB | | 6] 1 <u>0eba</u> |
| Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17 | 1CLKAB [1SAB [| | 5] 1CLKBA 4] 1SBA |
| Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C | GND [1A1 [| 5 5 | 3 GND 2 181 |
| Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise | 1A2 [V _{CC} [| 7 5 | 1] 1B2 0] V _{CC} |
| Flow-Through Architecture Optimizes PCB Layout | 1A3 [1A4 [1A5 [| 9 4 | 9] 1B3 8] 1B4 7] 1B5 |
| High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL}) | GND | 11 4 | 6 GND |
| Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and | 1A6 [1A7 [| 13 4 | 5 1B6 4 1B7 |
| 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings | 1A8 [2A1 [2A2 [| 15 4 | 3 3 1B8 2 3 2B1 1 1 2B2 |
| description | 2A3 [GND [| 17 4 | 0 2B3 9 GND |
| The 'ABT16652 are 16-bit bus transceivers that | 2A4 [2A5 [| 19 3 | 8] 2B4 7] 2B5 |
| consist of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal | 2A6 [V _{CC} [| | 6] 2B6 5] V _{CC} |
| storage registers. These devices can be used as two 8-bit transceivers or one 16-bit transceiver. | 2A7 [2A8 [| 23 3 24 3 | 4] 2B7 3] 2B8 |
| Output enable $(OEAD and \overline{OEDA})$ inputs are | GND | 25 3 | 2 GND |

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'ABT16652.

| Data on the A- or B-data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions |
|---|
| at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control inputs. When SAB |
| and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops |
| by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all |
| other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last |
| state. |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

31 2SBA

30 2CLKBA

29 20EBA

2SAB 26

2CLKAB

20EAB 28

SCBS215B - FEBRUARY 1991 - REVISED JANUARY 1997

description (continued)

To ensure the high-impedance state during power up or power down, OEBA should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver (B to A). OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver (A to B).

The SN54ABT16652 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT16652 is characterized for operation from -40°C to 85°C.

| · · · · · · | | | | | | | | 1 |
|-------------|--------|------------|------------|-----|-----|--------------------------|--------------------------|---|
| | INPUTS | | | | | | a 1/ot | OPERATION OR FUNCTION |
| OEAB | OEBA | CLKAB | CLKBA | SAB | SBA | A1–A8 | B1–B8 | OPERATION OR FUNCTION |
| L | Н | H or L | H or L | Х | Х | Input | Input | Isolation |
| L | Н | \uparrow | \uparrow | Х | Х | Input | Input | Store A and B data |
| Х | Н | \uparrow | H or L | Х | Х | Input | Unspecified [‡] | Store A, hold B |
| н | Н | \uparrow | \uparrow | Х‡ | Х | Input | Output | Store A in both registers |
| L | Х | H or L | \uparrow | Х | Х | Unspecified [‡] | Input | Hold A, store B |
| L | L | \uparrow | \uparrow | Х | X‡ | Output | Input | Store B in both registers |
| L | L | Х | Х | Х | L | Output | Input | Real-time B data to A bus |
| L | L | Х | H or L | Х | Н | Output | Input | Stored B data to A bus |
| н | Н | Х | Х | L | Х | Input | Output | Real-time A data to B bus |
| н | Н | H or L | Х | Н | х | Input | Output | Stored A data to B bus |
| н | L | H or L | H or L | Н | н | Output | Output | Stored A data to B bus and stored B data to A bus |

FUNCTION TABLE

[†] The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.


[‡]Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.





SCBS215B - FEBRUARY 1991 - REVISED JANUARY 1997








SCBS215B - FEBRUARY 1991 - REVISED JANUARY 1997

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN54ABT16652, SN74ABT16652 **16-BIT BUS TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS SCBS215B – FEBRUARY 1991 – REVISED JANUARY 1997

logic diagram (positive logic)





SCBS215B - FEBRUARY 1991 - REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 3)

| | | | SN54AB1 | Г16652 | SN74AB1 | Г16652 | UNIT |
|---------------------|------------------------------------|-------------------------|---------|--------|---------|--------|------|
| | | | MIN | MAX | MIN | MAX | UNIT |
| VCC | Supply voltage | | 4.5 | 5.5 | 4.5 | 5.5 | V |
| VIH | High-level input voltage | | 2 | | 2 | | V |
| VIL | Low-level input voltage | _ow-level input voltage | | 0.8 | | 0.8 | V |
| VI | Input voltage | | 0 | VCC | 0 | VCC | V |
| IOH | High-level output current | | | -24 | | -32 | mA |
| IOL | Low-level output current | | | 48 | | 64 | mA |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | Outputs enabled | | 10 | | 10 | ns/V |
| TA | Operating free-air temperature | ure | | 125 | -40 | 85 | °C |

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



SCBS215B - FEBRUARY 1991 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| DAG | RAMETER | TEST CON | T _A = 25°C | | | SN54AB | Г16652 | SN74AB1 | UNIT | | |
|------------------|-------------------------|--|--------------------------|-----|------|--------|--------|---------|------|------|------|
| | | TEST CON | DITIONS | MIN | TYP† | MAX | MIN | MAX | MIN | MAX | UNIT |
| VIK | | V _{CC} = 4.5 V, | I _I = -18 mA | | | -1.2 | | -1.2 | | -1.2 | V |
| | | V _{CC} = 4.5 V, | I _{OH} = -3 mA | 2.5 | | | 2.5 | | 2.5 | | |
| Vari | | $V_{CC} = 5 V,$ | $I_{OH} = -3 \text{ mA}$ | 3 | | | 3 | | 3 | | V |
| VOH | V _{CC} = 4.5 V | | I _{OH} = -24 mA | 2 | | | 2 | | | | v |
| | | VCC = 4.5 V | I _{OH} = -32 mA | 2* | | | | | 2 | | |
| VOL | | V _{CC} = 4.5 V | I _{OL} = 48 mA | | | 0.55 | | 0.55 | | | V |
| VOL | | VCC = 4.5 V | I _{OL} = 64 mA | | | 0.55* | | | | 0.55 | v |
| V _{hys} | | | | | 100 | | | | | | mV |
| lı | Control inputs | V _{CC} = 5.5 V, V _I = V | CC or GND | | | ±1 | | ±1 | | ±1 | μA |
| | A or B ports | | | | | ±20 | | ±20 | | ±20 | |
| IOZH‡ | | V _{CC} = 5.5 V, | V _O = 2.7 V | | | 10 | | 10 | | 10 | μΑ |
| Iozl‡ | | V _{CC} = 5.5 V, | $V_{O} = 0.5 V$ | | | -10 | | -10 | | -10 | μΑ |
| loff | | $V_{CC} = 0,$ | VI or VO ≤ 4.5 V | | | ±100 | | | | ±100 | μΑ |
| ICEX | | V _{CC} = 5.5 V, V _O = 5.5 V | Outputs high | | | 50 | | 50 | | 50 | μΑ |
| IO§ | | V _{CC} = 5.5 V, | V _O = 2.5 V | -50 | -100 | -180 | -50 | -180 | -50 | -180 | mA |
| | | V _{CC} = 5.5 V, | Outputs high | | | 2 | | 2 | | 2 | |
| ICC | A or B ports | I _O = 0, | Outputs low | | | 32 | | 32 | | 32 | mA |
| | | $V_{I} = V_{CC} \text{ or } GND$ | Outputs disabled | | | 2 | | 2 | | 2 | |
| | Data inputs | V _{CC} = 5.5 V, One input at 3.4 V, | Outputs enabled | | | 50 | | 50 | | 50 | |
| ∆ICC¶ | Other inputs at | Outputs disabled | | | 50 | | 50 | | 50 | μA | |
| | Control inputs | $V_{CC} = 5.5 V$, One in Other inputs at V_{CC} | | | | 50 | | 50 | | 50 | |
| Ci | Control inputs | V _I = 2.5 V or 0.5 V | | | 4 | | | | | | pF |
| Cio | A or B ports | V _O = 2.5 V or 0.5 V | | | 8 | | | | | | pF |

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 V$.

[‡] The parameters I_{OZH} and I_{OZL} include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS215B - FEBRUARY 1991 - REVISED JANUARY 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

| | | | SN54AE | T16652 | | | |
|-----------------|--|---|--------|--|-----|-----|------|
| | | V _{CC} = 5 V, T _A = 25°C | | $V_{CC} = 5 V,$ $T_A = 25^{\circ}C$ MIN MAX | | МАХ | UNIT |
| | | MIN | MAX | | | | |
| fclock | Clock frequency | 0 | 125 | 0 | 125 | MHz | |
| tw | Pulse duration, CLK high or low | 4.3 | | 4.3 | | ns | |
| t _{su} | Setup time, A or B before CLKAB↑ or CLKBA↑ | 3.5 | | 4 | | ns | |
| t _h | Hold time, A or B after CLKAB↑ or CLKBA↑ | 0.5 | | 0.5 | | ns | |

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

| | | : | SN74AE | BT16652 | | |
|-----------------|--|---|--------|---------|-----|------|
| | | V _{CC} = 5 V, T _A = 25°C | | MIN | МАХ | UNIT |
| | | MIN | MAX | | | |
| fclock | Clock frequency | 0 | 125 | 0 | 125 | MHz |
| tw | Pulse duration, CLK high or low | 4.3 | | 4.3 | | ns |
| t _{su} | Setup time, A or B before CLKAB↑ or CLKBA↑ | 3 | | 3 | | ns |
| t _h | Hold time, A or B after CLKAB↑ or CLKBA↑ | 0 | | 0 | | ns |



SCBS215B - FEBRUARY 1991 - REVISED JANUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V ₀ T | CC = 5 V A = 25°C | /, ; | MIN | MAX | UNIT |
|------------------|-------------------------|----------------|---------------------|----------------------|---------|-----|-----|------|
| | | | MIN | TYP | MAX | | | |
| f _{max} | | | 125 | | | 125 | | MHz |
| ^t PLH | CLK | B or A | 1.5 | 3.1 | 4 | 1 | 5 | ns |
| ^t PHL | OEK | BUIA | 1.5 | 3.2 | 4.1 | 1 | 5 | 115 |
| ^t PLH | A or B | B or A | 1 | 2.3 | 3.2 | 0.6 | 4 | ns |
| ^t PHL | | BUIA | 1 | 3 | 4.1 | 0.6 | 4.9 | 115 |
| ^t PLH | SAB or SBA [†] | B or A | 1 | 2.9 | 4.3 | 0.6 | 5.3 | ns |
| ^t PHL | SAB OF SBAT | BUIA | 1 | 3.1 | 4.6 | 0.6 | 5.3 | 115 |
| ^t PZH | OEBA | А | 1 | 2.8 | 4.1 | 0.6 | 5.2 | ns |
| ^t PZL | OEBA | ^ | 1.5 | 3.1 | 4.4 | 1 | 5.4 | 115 |
| ^t PHZ | OEBA | | 1.5 | 3.4 | 4.7 | 0.8 | 5.3 | ns |
| ^t PLZ | OEBA | A | 1.5 | 2.7 | 4 | 1 | 5.3 | 115 |
| ^t PZH | 0540 | | 1 | 2.6 | 3.6 | 0.8 | 4.7 | |
| ^t PZL | OEAB | В | 1.5 | 2.8 | 4.5 | 1 | 5 | ns |
| ^t PHZ | 0540 | В | 2 | 4.2 | 5.9 | 1 | 6.4 | |
| ^t PLZ | OEAB | | 1.5 | 3.4 | 4.9 | 1 | 5.9 | ns |

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

| | | TO (OUTPUT) | | | | | | |
|------------------|-------------------------|----------------|----------|----------------------|---------|-----|-----|------|
| PARAMETER | FROM (INPUT) | | V(Т, | CC = 5 V A = 25°C | /, ; | MIN | МАХ | UNIT |
| | | | MIN | TYP | MAX | | | |
| f _{max} | | | 125 | | | 125 | | MHz |
| ^t PLH | CLK | B or A | 1.5 | 3.1 | 4 | 1.5 | 4.9 | ns |
| ^t PHL | CLK | BUIA | 1.5 | 3.2 | 4.1 | 1.5 | 4.7 | 115 |
| ^t PLH | A or B | B or A | 1 | 2.3 | 3.2 | 1 | 3.9 | ns |
| ^t PHL | | BUIA | 1 | 3 | 4.1 | 1 | 4.6 | 115 |
| ^t PLH | 0.15 | B or A | 1 | 2.9 | 4.3 | 1 | 5 | ns |
| ^t PHL | SAB or SBA [†] | BUIA | 1 | 3.1 | 4.3 | 1 | 5 | 115 |
| ^t PZH | 0504 | А | 1 | 2.8 | 4.1 | 1 | 5 | ns |
| t _{PZL} | OEBA | A | 1.5 | 3.1 | 4.4 | 1.5 | 5.3 | 115 |
| ^t PHZ | | Α | 1.5 | 3.4 | 4.4 | 1.5 | 4.9 | |
| ^t PLZ | OEBA | A | 1.5 | 2.7 | 3.6 | 1.5 | 4 | ns |
| ^t PZH | 0540 | В | 1 | 2.6 | 3.6 | 1 | 4.2 | 20 |
| ^t PZL | OEAB | | 1.5 | 2.8 | 3.9 | 1.5 | 4.6 | ns |
| ^t PHZ | 0545 | D | 2 | 4.2 | 5.5 | 2 | 5.9 | |
| ^t PLZ | OEAB | В | 1.5 | 3.4 | 4.5 | 1.5 | 5.2 | ns |

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.



SCBS215B – FEBRUARY 1991 – REVISED JANUARY 1997



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns. t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated