SN54ABT2952A ... JT OR W PACKAGE

SN74ABT2952A . . . DB. DW. PW. OR NT PACKAGE

SCBS203D - AUGUST 1992 - REVISED JANUARY 1998

- State-of-the-Art *EPIC-*II*B*<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation
- Two 8-Bit Back-to-Back Registers Store Data Flowing in Both Directions
- Noninverting Outputs
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 1 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Plastic (NT) and Ceramic (JT) DIPs

#### description


The 'ABT2952A transceivers consist of two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT2952A is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74ABT2952A is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

(TOP VIEW)										
B8 [	1		V <sub>CC</sub>							
B7 [	2	23	A8							
B6 [	3	22	A7							
B5 [	4	21	A6							
B4 [	5	20	A5							
ВЗ [	6	19	A4							
B2 [	7	18	A3							
B1 [	8	17	A2							
OEAB [	9	16	A1							
CLKAB [	10	15	OEBA							
CLKENAB	11	14	CLKBA							
GND [	12	13	CLKENBA							

SN54ABT2952A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.


SCBS203D - AUGUST 1992 - REVISED JANUARY 1998

	FUNCTION TABLET									
	INPUT	S		OUTPUT						
CLKENAB	CLKAB	OEAB	Α	В						
Н	Х	L	Х	в <sub>0</sub> ‡						
Х	H or L	L	Х	в <sub>0</sub> ‡ в <sub>0</sub> ‡						
L	$\uparrow$	L	L	L						
L	$\uparrow$	L	Н	н						
Х	Х	Н	х	Z						

<sup>†</sup> A-to-B data flow is shown; B-to-A data flow is similar, but uses CLKENBA, CLKBA, and OEBA.

<sup>‡</sup>Level of B before the indicated steady-state input conditions were established


#### logic symbol§



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.



SCBS203D - AUGUST 1992 - REVISED JANUARY 1998



**To Seven Other Channels** 

Pin numbers shown are for the DB, DW, JT, NT, PW, and W packages.

logic diagram (positive logic)



SCBS203D – AUGUST 1992 – REVISED JANUARY 1998

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ Input voltage range, $V_I$ (except I/O ports) Voltage range applied to any output in the Current into any output in the low state, I Input clamp current, $I_{IK}$ ( $V_I < 0$ ) Output clamp current, $I_{OK}$ ( $V_O < 0$ ) Package thermal impedance, $\theta_{JA}$ (see N	) (see Note 1) he high or power-off state, V <sub>O</sub> I <sub>O</sub> : SN54ABT2952A SN74ABT2952A	-0.5 V to 7 V -0.5 V to 5.5 V -0.5 V to 5.5 V -0.5 V to 5.5 V -0.5 W to 5.5 V -0.6 mA -128 mA -18 mA -18 mA -50 mA -50 mA -104°C/W -104°C/W -104°C/W
Storage temperature range, T <sub>stg</sub>		

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

#### recommended operating conditions (see Note 3)

					SN74ABT2952A		UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	VIH High-level input voltage				2		V
VIL	IL Low-level input voltage			0.8		0.8	V
VI	√I Input voltage				0	VCC	V
IOH	IOH High-level output current			-24		-32	mA
IOL	L Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Т <sub>А</sub>	T <sub>A</sub> Operating free-air temperature			125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS203D - AUGUST 1992 - REVISED JANUARY 1998

		TEST CONDITIONS		т	A = 25°C	;	SN54AB	Г2952A	SN74ABT2952A			
PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT	
VIK		V <sub>CC</sub> = 4.5 V,	$V_{CC} = 4.5 V$ , $I_{I} = -18 mA$			-1.2		-1.2		-1.2	V	
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = –3 mA	2.5			2.5		2.5			
		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = –3 mA	3			3		3		V	
VOH		I <sub>OH</sub> = -24 mA	2			2				V		
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2			
Vei			I <sub>OL</sub> = 48 mA			0.55		0.55			5 V mV	
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55		
V <sub>hys</sub>					100							
	Control inputs					±1		±1		±1		
II.	A or B ports	V <sub>CC</sub> = 5.5 V,	$V_I = V_{CC}$ or GND			±100		±100		±100	μA	
IOZH‡	ŧ	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50*		10		50	μΑ	
IOZL <sup>‡</sup>		V <sub>CC</sub> = 5.5 V,	$V_{O} = 0.5 V$			-50*		-10		-50	μΑ	
loff		$V_{CC} = 0,$	VI or VO $\leq 4.5$ V			±100*				±100	μΑ	
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μA	
lO§		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA	
		V <sub>CC</sub> = 5.5 V,	Outputs high		1	250		250		250	μA	
ICC	A or B ports	A or B ports $I_O = 0, V_I = V_{CC}$ or GND	Outputs low		24	35		35		35	mA	
			Outputs disabled		0.5	250		250		250	μA	
∆ICC¶	Ī	V <sub>CC</sub> = 5.5 V, Or Other inputs at \				1.5		1.5		1.5	mA	
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5	V		3.5						pF	
Cio	A or B ports	V <sub>O</sub> = 2.5 V or 0.	5 V		7.5						pF	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V.

<sup>‡</sup> The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		SN54ABT2952A		SN74ABT2952A		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
fclock	f <sub>clock</sub> Clock frequency			0	150	0	150	0	150	MHz
tw	Pulse duration, CLK high or low			3.3		3.3		3.3		ns
+	Satur time before CLK <sup>↑</sup>	A or B	A or B			3		2.5		ns
<sup>t</sup> su	Setup time before CLK↑	CLKEN	High or low	3		3		3		115
+.	$t_h$ Hold time after CLK <sup>↑</sup>	A or B		1.5		1.5		1.5		ns
'n		CLKEN		2		2		2		115




SCBS203D - AUGUST 1992 - REVISED JANUARY 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT2952A		SN74ABT2952A		UNIT
		(001701)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
fmax			150			150		150		MHz
<sup>t</sup> PLH	CLKAB or CLKBA	B or A	2	3.3	5.2	2	6.3	2	5.9	
<sup>t</sup> PHL	CLKAD OF CLKDA		2.5	4	6.1	2.5	6.8	2.5	6.3	ns
<sup>t</sup> PZH		A or B	1.5	3.2	4.7	1.5	5.7	1.5	5.6	
<sup>t</sup> PZL	OEBA or OEAB	AUB	2	3.7	5.7	2	6.7	2	6.6	ns
<sup>t</sup> PHZ		A or P	1.5	3.5	5.1	1.5	6.5	1.5	6.4	
<sup>t</sup> PLZ	OEBA or OEAB	A or B	1.5	3.4	5.9	1.5	6.7	1.5	6.2	ns



SCBS203D - AUGUST 1992 - REVISED JANUARY 1998



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
  Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated