
- **Members of the Texas Instruments** SCOPE ™ Family of Testability Products
- **Members of the Texas Instruments** Widebus[™] Family
- **Compatible With the IEEE Standard** 1149.1-1990 (JTAG) Test Access Port and **Boundary-Scan Architecture**
- Include D-Type Flip-Flops and Control **Circuitry to Provide Multiplexed** Transmission of Stored and Real-Time Data
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup Resistors**
- B-Port Outputs of 'ABTH182646A Devices Have Equivalent 25- Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art EPIC-IIB™ BiCMOS Design

- One Boundary-Scan Cell Per I/O Architecture Improves Scan Efficiency
 - SCOPE [™] Instruction Set - IEEE Standard 1149.1-1990 Required Instructions and Optional CLAMP and HIGHZ
 - Parallel-Signature Analysis at Inputs
 - Pseudo-Random Pattern Generation **From Outputs**
 - Sample Inputs/Toggle Outputs
 - Binary Count From Outputs
 - Device Identification
 - Even-Parity Opcodes
- Packaged in 64-Pin Plastic Thin Quad Flat (PM) Packages Using 0.5-mm **Center-to-Center Spacings and 68-Pin** Ceramic Quad Flat (HV) Packages Using 25-mil Center-to-Center Spacings

SN54ABTH18646A, SN54ABTH182646A HV PACKAGE
(TOP VIEW)



NC - No internal connection


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCOPE, Widebus, and EPIC-IIB are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of texas instruments standard warranty. Production processing does not necessarily include testing of all parameters



Copyright © 1996, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.



description

The 'ABTH18646A and 'ABTH182646A scan test devices with 18-bit bus transceivers and registers are members of the Texas Instruments SCOPE[™] testability integrated-circuit family. This family of devices supports IEEE Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

In the normal mode, these devices are 18-bit bus transceivers and registers that allow for multiplexed transmission of data directly from the input bus or from the internal registers. They can be used either as two 9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary-test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPE[™] bus transceivers and registers.

Transceiver function is controlled by output-enable (\overline{OE}) and direction (DIR) inputs. When \overline{OE} is low, the transceiver is active and operates in the A-to-B direction when DIR is high or in the B-to-A direction when DIR is low. When \overline{OE} is high, both the A and B outputs are in the high-impedance state, effectively isolating both buses.

Data flow is controlled by clock (CLKAB and CLKBA) and select (SAB and SBA) inputs. Data on the A bus is clocked into the associated registers on the low-to-high transition of CLKAB. When SAB is low, real-time A data is selected for presentation to the B bus (transparent mode). When SAB is high, stored A data is selected for presentation to the B bus (registered mode). The function of the CLKBA and SBA inputs mirrors that of CLKAB and SAB, respectively. Figure 1 shows the four fundamental bus-management functions that are performed with the 'ABTH18646A and 'ABTH182646A.



description (continued)

In the test mode, the normal operation of the SCOPE[™] bus transceivers and registers is inhibited, and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry performs boundary-scan test operations according to the protocol described in IEEE Standard 1149.1-1990.

Four dedicated test pins observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry performs other testing functions such as parallel-signature analysis (PSA) on data inputs and pseudo-random pattern generation (PRPG) from data outputs. All testing and scan operations are synchronized to the TAP interface.

Improved scan efficiency is accomplished through the adoption of a one boundary-scan cell (BSC) per I/O pin architecture. This architecture is implemented in such a way as to capture the most pertinent test data. A PSA/COUNT instruction also is included to ease the testing of memories and other circuits where a binary count addressing scheme is useful.

Active bus-hold circuitry holds unused or floating data inputs at a valid logic level.

The B-port outputs of 'ABTH182646A, which are designed to source or sink up to 12 mA, include $25-\Omega$ series resistors to reduce overshoot and undershoot.


The SN54ABTH18646A and SN54ABTH182646A are characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABTH18646A and SN74ABTH182646A are characterized for operation from –40°C to 85°C.

	(normal mode, each 3-bit section)										
INPUTS						DAT	A I/O	OPERATION OR FUNCTION			
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1 – A9	B1 – B9	OPERATION OR FUNCTION			
Х	Х	\uparrow	Х	Х	Х	Input	Unspecified [†]	Store A, B unspecified [†]			
х	Х	Х	\uparrow	Х	Х	Unspecified [†]	Input	Store B, A unspecified [†]			
Н	Х	\uparrow	\uparrow	Х	Х	Input	Input	Store A and B data			
н	Х	L	L	Х	Х	Input disabled	Input disabled	Isolation, hold storage			
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus			
L	L	Х	Х	Х	Н	Output	Input disabled	Stored B data to A bus			
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus			
L	Н	Х	Х	Н	Х	Input disabled	Output	Stored A data to B bus			


FUNCTION TABLE (normal mode, each 9-bit section)


[†] The data-output functions can be enabled or disabled by various signals at \overline{OE} and DIR. Data-input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition of the clock inputs.







OE DIR CLKAB CLKBA SAB SBA L L X X X L REAL-TIME TRANSFER BUS B TO BUS A








OE DIR CLKAB CLKBA SAB SBA L H X X L X REAL-TIME TRANSFER BUS A TO BUS B









Pin numbers shown are for the PM package.



Terminal Functions

TERMINAL NAME	DESCRIPTION
1A1–1A9, 2A1–2A9	Normal-function A-bus I/O ports. See function table for normal-mode logic.
1B1–1B9, 2B1–2B9	Normal-function B-bus I/O ports. See function table for normal-mode logic.
1CLKAB, 1CLKBA, 2CLKAB, 2CLKBA	Normal-function clock inputs. See function table for normal-mode logic.
1DIR, 2DIR	Normal-function direction controls. See function table for normal-mode logic.
GND	Ground
10E, 20E	Normal-function output enables. See function table for normal-mode logic. An internal pullup at each terminal forces the terminal to a high level if left unconnected.
1SAB, 1SBA, 2SAB, 2SBA	Normal-function select controls. See function table for normal-mode logic.
тск	Test clock. One of four terminals required by IEEE Standard 1149.1-1990. Test operations of the device are synchronous to TCK. Data is captured on the rising edge of TCK and outputs change on the falling edge of TCK.
TDI	Test data input. One of four terminals required by IEEE Standard 1149.1-1990. TDI is the serial input for shifting data through the instruction register or selected data register. An internal pullup forces TDI to a high level if left unconnected.
TDO	Test data output. One of four terminals required by IEEE Standard 1149.1-1990. TDO is the serial output for shifting data through the instruction register or selected data register.
TMS	Test mode select. One of four terminals required by IEEE Standard 1149.1-1990. TMS directs the device through its TAP controller states. An internal pullup forces TMS to a high level if left unconnected.
VCC	Supply voltage



test architecture

Serial-test information is conveyed by means of a 4-wire test bus or TAP that conforms to IEEE Standard 1149.1-1990. All test instructions, test data, and test control signals are passed along this serial-test bus. The TAP controller monitors two signals from the test bus, TCK and TMS. The function of the TAP controller is to extract the synchronization (TCK) and state control (TMS) signals from the test bus and generate the appropriate on-chip control signals for the test structures in the device. Figure 2 shows the TAP-controller state diagram.

The TAP controller is fully synchronous to the TCK signal. Input data is captured on the rising edge of TCK and output data changes on the falling edge of TCK. This scheme ensures data to be captured is valid for fully one-half of the TCK cycle.

The functional block diagram shows the IEEE Standard 1149.1-1990 4-wire test bus and boundary-scan architecture and the relationship among the test bus, the TAP controller, and the test registers. As shown, the device contains an 8-bit instruction register and four test-data registers: a 52-bit boundary-scan register, a 3-bit boundary-control register, a 1-bit bypass register, and a 32-bit device-identification register.




Figure 2. TAP-Controller State Diagram



state diagram description

The TAP controller is a synchronous finite state machine that provides test control signals throughout the device. The state diagram shown in Figure 2 is in accordance with IEEE Standard 1149.1-1990. The TAP controller proceeds through its states based on the level of TMS at the rising edge of TCK.

As shown, the TAP controller consists of 16 states. There are six stable states (indicated by a looping arrow in the state diagram) and ten unstable states. A stable state is a state the TAP controller can retain for consecutive TCK cycles. Any state that does not meet this criterion is an unstable state.

There are two main paths through the state diagram: one to access and control the selected data register and one to access and control the instruction register. Only one register can be accessed at a time.

Test-Logic-Reset

The device powers up in the Test-Logic-Reset state. In the stable Test-Logic-Reset state, the test logic is reset and is disabled so that the normal logic function of the device is performed. The instruction register is reset to an opcode that selects the optional IDCODE instruction, if supported, or the BYPASS instruction. Certain data registers also can be reset to their power-up values.

The state machine is constructed such that the TAP controller returns to the Test-Logic-Reset state in no more than five TCK cycles if TMS is left high. The TMS pin has an internal pullup resistor that forces it high if left unconnected or if a board defect causes it to be open circuited.

For the 'ABTH18646A and 'ABTH182646A, the instruction register is reset to the binary value 10000001, which selects the IDCODE instruction. Bits 51–48 in the boundary-scan register are reset to logic 0, ensuring that these cells, which control A-port and B-port outputs, are set to benign values (i.e., if test mode were invoked, the outputs would be at high-impedance state). Reset values of other bits in the boundary-scan register should be considered indeterminate. The boundary-control register is reset to the binary value 010, which selects the PSA test operation.

Run-Test/Idle

The TAP controller must pass through the Run-Test/Idle state (from Test-Logic-Reset) before executing any test operations. The Run-Test/Idle state also can be entered following-data register or instruction-register scans. Run-Test/Idle is provided as a stable state in which the test logic can be actively running a test or can be idle. The test operations selected by the boundary-control register are performed while the TAP controller is in the Run-Test/Idle state.

Select-DR-Scan, Select-IR-Scan

No specific function is performed in the Select-DR-Scan and Select-IR-Scan states, and the TAP controller exits either of these states on the next TCK cycle. These states allow the selection of either data-register scan or instruction-register scan.

Capture-DR

When a data-register scan is selected, the TAP controller must pass through the Capture-DR state. In the Capture-DR state, the selected data register can capture a data value as specified by the current instruction. Such capture operations occur on the rising edge of TCK, upon which the TAP controller exits the Capture-DR state.

Shift-DR

Upon entry to the Shift-DR state, the data register is placed in the scan path between TDI and TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO enables to the logic level present in the least-significant bit of the selected data register.



Shift-DR (continued)

While in the stable Shift-DR state, data is serially shifted through the selected data register on each TCK cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-DR state (i.e., no shifting occurs during the TCK cycle in which the TAP controller changes from Capture-DR to Shift-DR or from Exit2-DR to Shift-DR). The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-DR state.

Exit1-DR, Exit2-DR

The Exit1-DR and Exit2-DR states are temporary states that end a data-register scan. It is possible to return to the Shift-DR state from either Exit1-DR or Exit2-DR without recapturing the data register. On the first falling edge of TCK after entry to Exit1-DR, TDO goes from the active state to the high-impedance state.

Pause-DR

No specific function is performed in the stable Pause-DR state, in which the TAP controller can remain indefinitely. The Pause-DR state can suspend and resume data register-scan operations without loss of data.

Update-DR

If the current instruction calls for the selected data register to be updated with current data, such update occurs on the falling edge of TCK, following entry to the Update-DR state.

Capture-IR

When an instruction-register scan is selected, the TAP controller must pass through the Capture-IR state. In the Capture-IR state, the instruction register captures its current status value. This capture operation occurs on the rising edge of TCK, upon which the TAP controller exits the Capture-IR state. For the 'ABTH18646A and 'ABTH182646A, the status value loaded in the Capture-IR state is the fixed binary value 10000001.

Shift-IR

Upon entry to the Shift-IR state, the instruction register is placed in the scan path between TDI and TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO enables to the logic level present in the least-significant bit of the instruction register.

While in the stable Shift-IR state, instruction data is serially shifted through the instruction register on each TCK cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-IR state (i.e., no shifting occurs during the TCK cycle, in which the TAP controller changes from Capture-IR to Shift-IR or from Exit2-IR to Shift-IR). The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-IR state.

Exit1-IR, Exit2-IR

The Exit1-IR and Exit2-IR states are temporary states that end an instruction-register scan. It is possible to return to the Shift-IR state from either Exit1-IR or Exit2-IR without recapturing the instruction register. On the first falling edge of TCK after entry to Exit1-IR, TDO goes from the active state to the high-impedance state.

Pause-IR

No specific function is performed in the stable Pause-IR state, in which the TAP controller can remain indefinitely. The Pause-IR state can suspend and resume instruction-register scan operations without loss of data.

Update-IR

The current instruction is updated and takes effect on the falling edge of TCK, following entry to the Update-IR state.



register overview

With the exception of the bypass and device-identification registers, any test register can be thought of as a serial-shift register with a shadow latch on each bit. The bypass and device-identification registers differ in that they contain only a shift register. During the appropriate capture state (Capture-IR for instruction register, Capture-DR for data registers), the shift register can be parallel loaded from a source specified by the current instruction. During the appropriate shift state (Shift-IR or Shift-DR), the contents of the shift register are shifted out from TDO while new contents are shifted in at TDI. During the appropriate update state (Update-IR or Update-DR), the shadow latches are updated from the shift register.

instruction register description

The instruction register (IR) is eight bits long and tells the device what instruction is to be executed. Information contained in the instruction includes the mode of operation (either normal mode, in which the device performs its normal logic function, or test mode, in which the normal logic function is inhibited or altered), the test operation to be performed, which of the four data registers is to be selected for inclusion in the scan path during data-register scans, and the source of data to be captured into the selected data register during Capture-DR.

Table 3 lists the instructions supported by the 'ABTH18646A and 'ABTH182646A. The even-parity feature specified for SCOPE[™] devices is supported in this device. Bit 7 of the instruction opcode is the parity bit. Any instructions that are defined for SCOPE[™] devices but are not supported by this device default to BYPASS.

During Capture-IR, the IR captures the binary value 10000001. As an instruction is shifted in, this value is shifted out via TDO and can be inspected as verification that the IR is in the scan path. During Update-IR, the value that has been shifted into the IR is loaded into shadow latches. At this time, the current instruction is updated and any specified mode change takes effect. At power up or in the Test-Logic-Reset state, the IR is reset to the binary value 10000001, which selects the IDCODE instruction. The IR order of scan is shown in Figure 3.




Figure 3. Instruction Register Order of Scan



data register description

boundary-scan register

The boundary-scan register (BSR) is 52 bits long. It contains one boundary-scan cell (BSC) for each normal-function input pin, one BSC for each normal-function I/O pin (one single cell for both input data and output data), and one BSC for each of the internally decoded output-enable signals (10EA, 20EA, 10EB, 20EB). The BSR is used 1) to store test data that is to be applied externally to the device output pins, and/or 2) to capture data that appears internally at the outputs of the normal on-chip logic and/or externally at the device input pins.

The source of data to be captured into the BSR during Capture-DR is determined by the current instruction. The contents of the BSR can change during Run-Test/Idle as determined by the current instruction. At power up or in Test-Logic-Reset, BSCs 51–48 are reset to logic 0, ensuring that these cells, which control A-port and B-port outputs, are set to benign values (i.e., if test mode were invoked, the outputs would be at high-impedance state). Reset values of other BSCs should be considered indeterminate.

When external data is to be captured, the BSCs for signals 10EA, 20EA, 10EB, and 20EB capture logic values determined by the following positive-logic equations: $10EA = 1\overline{OE} \cdot \overline{1DIR}$, $20EA = 2\overline{OE} \cdot \overline{2DIR}$, $10EB = 1\overline{OE} \cdot \overline{DIR}$, and $20EB = 2\overline{OE} \cdot \overline{DIR}$. When data is to be applied externally, these BSCs control the drive state (active or high impedance) of their respective outputs.

The BSR order of scan is from TDI through bits 51–0 to TDO. Table 1 shows the BSR bits and their associated device pin signals.

BSR BIT NUMBER	DEVICE SIGNAL	BSR BIT NUMBER	DEVICE SIGNAL	BSR BIT NUMBER	DEVICE SIGNAL
51	20EB	35	2A9-I/O	17	2B9-I/O
50	10EB	34	2A8-I/O	16	2B8-I/O
49	20EA	33	2A7-I/O	15	2B7-I/O
48	10EA	32	2A6-I/O	14	2B6-I/O
47	2DIR	31	2A5-I/O	13	2B5-I/O
46	1DIR	30	2A4-I/O	12	2B4-I/O
45	2 <mark>0E</mark>	29	2A3-I/O	11	2B3-I/O
44	1OE	28	2A2-I/O	10	2B2-I/O
43	2CLKAB	27	2A1-I/O	9	2B1-I/O
42	1CLKAB	26	1A9-I/O	8	1B9-I/O
41	2CLKBA	25	1A8-I/O	7	1B8-I/O
40	1CLKBA	24	1A7-I/O	6	1B7-I/O
39	2SAB	23	1A6-I/O	5	1B6-I/O
38	1SAB	22	1A5-I/O	4	1B5-I/O
37	2SBA	21	1A4-I/O	3	1B4-I/O
36	1SBA	20	1A3-I/O	2	1B3-I/O
	_	19	1A2-I/O	1	1B2-I/O
_	_	18	1A1-I/O	0	1B1-I/O

Table 1. Boundary-Scan Register Configuration



boundary-control register

The boundary-control register (BCR) is three bits long. The BCR is used in the context of the boundary-run test (RUNT) instruction to implement additional test operations not included in the basic SCOPE[™] instruction set. Such operations include PRPG, PSA, and binary count up (COUNT). Table 4 shows the test operations that are decoded by the BCR.

During Capture-DR, the contents of the BCR are not changed. At power up or in Test-Logic-Reset, the BCR is reset to the binary value 010, which selects the PSA test operation. The BCR order of scan is shown in Figure 4.




Figure 4. Boundary-Control Register Order of Scan

bypass register

The bypass register is a 1-bit scan path that can be selected to shorten the length of the system scan path, reducing the number of bits per test pattern that must be applied to complete a test operation. During Capture-DR, the bypass register captures a logic 0. The bypass register order of scan is shown in Figure 5.




Figure 5. Bypass Register Order of Scan



device-identification register

The device-identification register (IDR) is 32 bits long. It can be selected and read to identify the manufacturer, part number, and version of this device.

For the 'ABTH18646A, the binary value 0000000000000101001000000101111 (0002902F, hex) is captured (during Capture-DR state) in the IDR to identify this device as Texas Instruments SN54/74ABTH18646A.

For the 'ABTH182646A, the binary value 00000000000000000101111 (0002D02F, hex) is captured (during Capture-DR state) in the IDR to identify this device as Texas Instruments SN54/74ABTH182646A.

The IDR order of scan is from TDI through bits 31–0 to TDO. Table 2 shows the IDR bits and their significance.

IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE	IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE	IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE
31	VERSION3	27	PARTNUMBER15	11	MANUFACTURER10 [†]
30	VERSION2	26	PARTNUMBER14	10	MANUFACTURER09 [†]
29	VERSION1	25	PARTNUMBER13	9	MANUFACTURER08 [†]
28	VERSION0	24	PARTNUMBER12	8	MANUFACTURER07 [†]
—	—	23	PARTNUMBER11	7	MANUFACTURER06 [†]
—	—	22	PARTNUMBER10	6	MANUFACTURER05 [†]
—	—	21	PARTNUMBER09	5	MANUFACTURER04 [†]
—	—	20	PARTNUMBER08	4	MANUFACTURER03 [†]
—	—	19	PARTNUMBER07	3	MANUFACTURER02 [†]
—	—	18	PARTNUMBER06	2	MANUFACTURER01 [†]
—	—	17	PARTNUMBER05	1	MANUFACTURER00 [†]
—	—	16	PARTNUMBER04	0	LOGIC1 [†]
—	—	15	PARTNUMBER03	—	—
_		14	PARTNUMBER02	_	
_	_	13	PARTNUMBER01	_	—
—	_	12	PARTNUMBER00	—	_

Table 2. Device-Identification Register Configuration

[†] Note that for TI products, bits 11–0 of the device-identification register always contain the binary value 000000101111 (02F, hex).



instruction-register opcode description

The instruction-register opcodes are shown in Table 3. The following descriptions detail the operation of each instruction.

$\begin{array}{c} \text{BINARY CODE}^{\dagger} \\ \text{BIT 7} \rightarrow \text{BIT 0} \\ \text{MSB} \rightarrow \text{LSB} \end{array}$	SCOPE OPCODE	DESCRIPTION	SELECTED DATA REGISTER	MODE
0000000	EXTEST	Boundary scan	Boundary scan	Test
10000001	IDCODE	Identification read	Device identification	Normal
10000010	SAMPLE/PRELOAD	Sample boundary	Boundary scan	Normal
00000011	BYPASS‡	Bypass scan	Bypass	Normal
10000100	BYPASS [‡]	Bypass scan	Bypass	Normal
00000101	BYPASS [‡]	Bypass scan	Bypass	Normal
00000110	HIGHZ	Control boundary to high impedance	Bypass	Modified test
10000111	CLAMP	Control boundary to 1/0	Bypass	Test
10001000	BYPASS [‡]	Bypass scan	Bypass	Normal
00001001	RUNT	Boundary-run test	Bypass	Test
00001010	READBN	Boundary read	Boundary scan	Normal
10001011	READBT	Boundary read	Boundary scan	Test
00001100	CELLTST	Boundary self test	Boundary scan	Normal
10001101	TOPHIP	Boundary toggle outputs	Bypass	Test
10001110	SCANCN	Boundary-control register scan	Boundary control	Normal
00001111	SCANCT	Boundary-control register scan	Boundary control	Test
All others	BYPASS	Bypass scan	Bypass	Normal

Table 3. Instruction-Register Opcodes

[†]Bit 7 is used to maintain even parity in the 8-bit instruction.

[‡] The BYPASS instruction is executed in lieu of a SCOPE™ instruction that is not supported in the 'ABTH18646A or 'ABTH182646A.

boundary scan

This instruction conforms to the IEEE Standard 1149.1-1990 EXTEST instruction. The BSR is selected in the scan path. Data appearing at the device input and I/O pins is captured in the associated BSCs. Data that has been scanned into the I/O BSCs for pins in the output mode is applied to the device I/O pins. Data present at the device pins is passed through the BSCs to the normal on-chip logic. For I/O pins, the operation of a pin as input or output is determined by the contents of the output-enable BSCs (bits 51–48 of the BSR). When a given output enable is active (logic 1), the associated I/O pins operate in the output mode. Otherwise, the I/O pins operate in the input mode. The device operates in the test mode.

identification read

This instruction conforms to the IEEE Standard 1149.1-1990 IDCODE instruction. The IDR is selected in the scan path. The device operates in the normal mode.

sample boundary

This instruction conforms to the IEEE Standard 1149.1-1990 SAMPLE/PRELOAD instruction. The BSR is selected in the scan path. Data appearing at the device input pins and I/O pins in the input mode is captured in the associated BSCs, while data appearing at the outputs of the normal on-chip logic is captured in the BSCs associated with I/O pins in the output mode. The device operates in the normal mode.



bypass scan

This instruction conforms to the IEEE Standard 1149.1-1990 BYPASS instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in the normal mode.

control boundary to high impedance

This instruction conforms to the IEEE Standard 1149.1a-1993 HIGHZ instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in a modified test mode in which all device I/O pins are placed in the high-impedance state, the device input pins remain operational, and the normal on-chip logic function is performed.

control boundary to 1/0

This instruction conforms to the IEEE Standard 1149.1a-1993 CLAMP instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the I/O BSCs for pins in the output mode is applied to the device I/O pins. The device operates in the test mode.

boundary-run test

The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in the test mode. The test operation specified in the BCR is executed during Run-Test/Idle. The five test operations decoded by the BCR are: sample inputs/toggle outputs (TOPSIP), PRPG, PSA, simultaneous PSA and PRPG (PSA/PRPG), and simultaneous PSA and binary count up (PSA/COUNT).

boundary read

The BSR is selected in the scan path. The value in the BSR remains unchanged during Capture-DR. This instruction is useful for inspecting data after a PSA operation.

boundary self test

The BSR is selected in the scan path. All BSCs capture the inverse of their current values during Capture-DR. In this way, the contents of the shadow latches can be read out to verify the integrity of both shift-register and shadow-latch elements of the BSR. The device operates in the normal mode.

boundary toggle outputs

The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the shift-register elements of the selected output-mode BSCs is toggled on each rising edge of TCK in Run-Test/Idle, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK in Run-Test/Idle. Data in the input-mode BSCs remains constant. Data appearing at the device input or I/O pins is not captured in the input-mode BSCs. The device operates in the test mode.

boundary-control-register scan

The BCR is selected in the scan path. The value in the BCR remains unchanged during Capture-DR. This operation must be performed before a boundary-run test operation to specify which test operation is to be executed.



boundary-control register opcode description

The BCR opcodes are decoded from BCR bits 2–0 as shown in Table 4. The selected test operation is performed while the RUNT instruction is executed in the Run-Test/Idle state. The following descriptions detail the operation of each BCR instruction and illustrate the associated PSA and PRPG algorithms.

$\begin{array}{c} \textbf{BINARY CODE} \\ \textbf{BIT 2} \rightarrow \textbf{BIT 0} \\ \textbf{MSB} \rightarrow \textbf{LSB} \end{array}$	DESCRIPTION
X00	Sample inputs/toggle outputs (TOPSIP)
X01	Pseudo-random pattern generation/36-bit mode (PRPG)
X10	Parallel-signature analysis/36-bit mode (PSA)
011	Simultaneous PSA and PRPG/18-bit mode (PSA/PRPG)
111	Simultaneous PSA and binary count up/18-bit mode (PSA/COUNT)

Table 4. Boundary-Control Register Opcodes

While the control input BSCs (bits 51–36) are not included in the toggle, PSA, PRPG, or COUNT algorithms, the output-enable BSCs (bits 51–48 of the BSR) control the drive state (active or high impedance) of the selected device output pins. These BCR instructions are valid only when both bytes of the device are operating in one direction of data flow (that is, $10EA \neq 10EB$ and $20EA \neq 20EB$) and in the same direction of data flow (that is, 10EA = 20EA and 10EB = 20EB). Otherwise, the bypass instruction is operated.


sample inputs/toggle outputs (TOPSIP)


Data appearing at the selected device input-mode I/O pins is captured in the shift-register elements of the associated BSCs on each rising edge of TCK. Data in the shift-register elements of the selected output-mode BSCs is toggled on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK.



pseudo-random pattern generation (PRPG)


A pseudo-random pattern is generated in the shift-register elements of the selected BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device output-mode I/O pins on each falling edge of TCK. Figures 6 and 7 illustrate the 36-bit linear-feedback shift-register algorithms through which the patterns are generated. An initial seed value should be scanned into the BSR before performing this operation. A seed value of all zeroes does not produce additional patterns.







pseudo-random pattern generation (PRPG) (continued)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

parallel-signature analysis (PSA)

Data appearing at the selected device input-mode I/O pins is compressed into a 36-bit parallel signature in the shift-register elements of the selected BSCs on each rising edge of TCK. Data in the shadow latches of the selected output-mode BSCs remains constant and is applied to the associated device I/O pins. Figures 8 and 9 illustrate the 36-bit linear-feedback shift-register algorithms through which the signature is generated. An initial seed value should be scanned into the BSR before performing this operation.




Figure 8. 36-Bit PSA Configuration (10EA = 20EA = 0, 10EB = 20EB = 1)



parallel-signature analysis (PSA) (continued)




Figure 9. 36-Bit PSA Configuration (10EA = 20EA = 1, 10EB = 20EB = 0)



simultaneous PSA and PRPG (PSA/PRPG)

Data appearing at the selected device input-mode I/O pins is compressed into an 18-bit parallel signature in the shift-register elements of the selected input-mode BSCs on each rising edge of TCK. At the same time, an 18-bit pseudo-random pattern is generated in the shift-register elements of the selected output-mode BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK. Figures 10 and 11 illustrate the 18-bit linear-feedback shift-register algorithms through which the signature and patterns are generated. An initial seed value should be scanned into the BSR before performing this operation. A seed value of all zeroes does not produce additional patterns.




Figure 10. 18-Bit PSA/PRPG Configuration (10EA = 20EA = 0, 10EB = 20EB = 1)



simultaneous PSA and PRPG (PSA/PRPG) (continued)




Figure 11. 18-Bit PSA/PRPG Configuration (10EA = 20EA = 1, 10EB = 20EB = 0)



simultaneous PSA and binary count up (PSA/COUNT)

Data appearing at the selected device input-mode I/O pins is compressed into an 18-bit parallel signature in the shift-register elements of the selected input-mode BSCs on each rising edge of TCK. At the same time, an 18-bit binary count-up pattern is generated in the shift-register elements of the selected output-mode BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK. Figures 12 and 13 illustrate the 18-bit linear-feedback shift-register algorithms through which the signature is generated. An initial seed value should be scanned into the BSR before performing this operation.




Figure 12. 18-Bit PSA/COUNT Configuration (10EA = 20EA = 0, 10EB = 20EB = 1)



simultaneous PSA and binary count up (PSA/COUNT) (continued)




Figure 13. 18-Bit PSA/COUNT Configuration (10EA = 20EA = 1, 10EB = 20EB = 0)



timing description

All test operations of the 'ABTH18646A and 'ABTH182646A are synchronous to TCK. Data on the TDI, TMS, and normal-function inputs is captured on the rising edge of TCK. Data appears on the TDO and normal-function output pins on the falling edge of TCK. The TAP controller is advanced through its states (as shown in Figure 2) by changing the value of TMS on the falling edge of TCK and then applying a rising edge to TCK.

A simple timing example is shown in Figure 14. In this example, the TAP controller begins in the Test-Logic-Reset state and is advanced through its states, as necessary, to perform one instruction-register scan and one data-register scan. While in the Shift-IR and Shift-DR states, TDI is used to input serial data, and TDO is used to output serial data. The TAP controller is then returned to the Test-Logic-Reset state. Table 5 details the operation of the test circuitry during each TCK cycle.

TCK CYCLE(S)	TAP STATE AFTER TCK	DESCRIPTION
1	Test-Logic-Reset	TMS is changed to a logic 0 value on the falling edge of TCK to begin advancing the TAP controller toward the desired state.
2	Run-Test/Idle	
3	Select-DR-Scan	
4	Select-IR-Scan	
5	Capture-IR	The IR captures the 8-bit binary value 10000001 on the rising edge of TCK as the TAP controller exits the Capture-IR state.
6	Shift-IR	TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP on the rising edge of TCK as the TAP controller advances to the next state.
7–13	Shift-IR	One bit is shifted into the IR on each TCK rising edge. With TDI held at a logic 1 value, the 8-bit binary value 1111111 is serially scanned into the IR. At the same time, the 8-bit binary value 10000001 is serially scanned out of the IR via TDO. In TCK cycle 13, TMS is changed to a logic 1 value to end the IR scan on the next TCK cycle. The last bit of the instruction is shifted as the TAP controller advances from Shift-IR to Exit1-IR.
14	Exit1-IR	TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
15	Update-IR	The IR is updated with the new instruction (BYPASS) on the falling edge of TCK.
16	Select-DR-Scan	
17	Capture-DR	The bypass register captures a logic 0 value on the rising edge of TCK as the TAP controller exits the Capture-DR state.
18	Shift-DR	TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP on the rising edge of TCK as the TAP controller advances to the next state.
19–20	Shift-DR	The binary value 101 is shifted in via TDI, while the binary value 010 is shifted out via TDO.
21	Exit1-DR	TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
22	Update-DR	In general, the selected data register is updated with the new data on the falling edge of TCK.
23	Select-DR-Scan	
24	Select-IR-Scan	
25	Test-Logic-Reset	Test operation completed

Table 5. Explanation of Timing Example



timing description (continued)




Figure 14. Timing Example

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}
I/O ports (see Note 1)
Voltage range applied to any output in the high state or power-off state, Vo
Current into any output in the low state, I _O : SN54ABTH18646A
SN54ABTH182646A (A port or TDO)
SN54ABTH182646A (B port)
SN74ABTH18646A
SN74ABTH182646A (A port or TDO)
SN74ABTH182646A (B port)
Input clamp current, I _{IK} (V _I < 0)–18 mA
Output clamp current, I_{OK} ($V_O < 0$)
Maximum package power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 2): PM package 1 W
Storage temperature range, T _{stg} – 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.



recommended operating conditions

		SN54AB	ГН18646А	TH18646A SN74ABTH18646A		
		MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
ЮН	High-level output current		-24		-32	mA
IOL	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
TA	Operating free-air temperature	-55	125	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					SN54ABTH18646A					
I	PARAMETER	TEST CO	ONDITIONS		T _A = 25°C	;	T _A = -55°C	C to 125°C	UNIT	
Muz				MIN TYP [†] N		MAX	MIN MAX			
VIK		V _{CC} = 4.5 V,	lj = –18 mA			-1.2		-1.2	V	
		V _{CC} = 4.5 V,	I _{OH} = –3 mA	2.5			2.5			
Vон		V _{CC} = 5 V,	IOH = -3 mA	3			3		V	
		V _{CC} = 4.5 V,	I _{OH} = -24 mA	2			2			
V _{OL}		V _{CC} = 4.5 V,	I _{OL} = 48 mA			0.55		0.55	V	
lj	CLK, DIR, S, TCK $V_{CC} = 0$ to 5.5 V,	V _{CC} = 0 to 5.5 V,	$V_I = V_{CC} \text{ or } GND$			±1		±1	μA	
	A or B ports	V _{CC} = 5.5 V,	V _I = V _{CC} or GND			±20		±20		
Iн	OE, TDI, TMS	V _{CC} = 5.5 V,	$V_I = V_{CC}$			10		10	μΑ	
۱ _{IL}	OE, TDI, TMS	V _{CC} = 5.5 V,	V _I = GND	-40		-150	-40	-150	μΑ	
	A an D manta		V _I = 0.8 V	75	220	500			A	
ll(hold) [‡]	A or B ports	V _{CC} = 4.5 V	V _I = 2 V	-75	-180	-500			μA	
IOZH	TDO	V _{CC} = 5.5 V, V _O =	2.7 V, OE = 2 V			10		10	μΑ	
IOZL	TDO	V _{CC} = 5.5 V, V _O =	0.5 V, OE = 2 V			-10		-10	μΑ	
IOZPU	TDO	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 2.7 \text{ V or } 0.5 \text{ V},$	<u>OE</u> = 0.8 V			±50			μΑ	
IOZPD	TDO	$V_{CC} = 2.1 V \text{ to } 0,$ $V_{O} = 2.7 V \text{ or } 0.5 V,$	<u>OE</u> = 0.8 V			±50			μΑ	
loff	-	V _{CC} = 0,	$V_{I} \text{ or } V_{O} \leq 4.5 \text{ V}$			±100			μΑ	
ICEX	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V			50		50	μΑ	
۱0§		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-110	-200	-50	-200	mA	
	Outputs high	V _{CC} = 5.5 V,			1.7	3.9		3.9		
ICC	Outputs low	$I_{O} = 0,$	A or B ports		20	24		24	mA	
	Outputs disabled	$V_{I} = V_{CC} \text{ or GND}$			1	3		3		
ΔI _{CC} ¶		V_{CC} = 5.5 V, One inp Other inputs at V_{CC} of				1.5		1.5	mA	
Ci	Control inputs	VI = 2.5 V or 0.5 V			5				pF	
C _{io}	A or B ports	V _O = 2.5 V or 0.5 V			10				pF	
Co	TDO	V _O = 2.5 V or 0.5 V			8				pF	

[†] All typical values are at V_{CC} = 5 V.
 [‡] The parameter I_{I(hold)} includes the off-state output leakage current.
 § Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
 [¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

						SN74ABTH18646A				
I	PARAMETER	TEST	CONDITIONS		Γ _A = 25°C)	T _A = −40°	C to 85°C	UNIT	
Viz				MIN	TYP†	MAX	MIN	MAX		
VIK		V _{CC} = 4.5 V,	l _l = –18 mA			-1.2		-1.2	V	
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5			
\/_		V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		v	
VOH			I _{OH} = -24 mA	2					V	
		V _{CC} = 4.5 V	I _{OH} = -32 mA	2			2			
Vai			I _{OL} = 48 mA			0.55		0.55	v	
VOL		V _{CC} = 4.5 V	I _{OL} = 64 mA			0.55		0.55	v	
lı	CLK, DIR, S, TCK $V_{CC} = 0$ to 5.5 V,	$V_{CC} = 0$ to 5.5 V,	$V_I = V_{CC}$ or GND			±1		±1	μA	
•	A or B ports	V _{CC} = 5.5 V,	$V_I = V_{CC}$ or GND			±20		±20	•	
ЧΗ	OE, TDI, TMS	V _{CC} = 5.5 V,	$V_{I} = V_{CC}$			10		10	μA	
ΙL	OE, TDI, TMS	V _{CC} = 5.5 V,	V _I = GND	-40		-150	-40	-150	μA	
II(hold) [‡]	A or B ports	V _{CC} = 4.5 V	V _I = 0.8 V	75	220	500	75	500		
			V _I = 2 V	-75	-180	-500	-75	-500	μA	
IOZH	TDO	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{O} = 2.7 \text{ V}, \overline{OE} = 2 \text{ V}$				10		10	μΑ	
IOZL	TDO		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{O} = 0.5 \text{ V}, \overline{OE} = 2 \text{ V}$			-10		-10	μA	
IOZPU	TDO	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 2.7 \text{ V or } 0.5 \text{ V},$	<u>OE</u> = 0.8 V			±50		±50	μA	
IOZPD	TDO	$V_{CC} = 2.1 \text{ V to 0},$ $V_{O} = 2.7 \text{ V or 0.5 V},$	<u>OE</u> = 0.8 V			±50		±50	μΑ	
loff		$V_{CC} = 0,$	VI or VO \leq 4.5 V			±100		±100	μΑ	
ICEX	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V			50		50	μΑ	
IO§		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-110	-200	-50	-200	mA	
	Outputs high	V _{CC} = 5.5 V,			1.7	2.2		2.2		
ICC	Outputs low	$I_{O} = 0,$	A or B ports		20	24		24	mA	
	Outputs disabled	$V_{I} = V_{CC}$ or GND			1	2		2		
ΔI _{CC} ¶		$V_{CC} = 5.5 \text{ V}$, One input at 3.4 V, Other inputs at V_{CC} or GND				1.5		1.5	mA	
Ci	Control inputs	VI = 2.5 V or 0.5 V			5				pF	
Cio	A or B ports	V _O = 2.5 V or 0.5 V			10				pF	
Co	TDO	V _O = 2.5 V or 0.5 V			8				pF	

[†]All typical values are at $V_{CC} = 5$ V.

¹ The parameter I_{I(hold)} includes the off-state output leakage current.
 [§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (normal mode) (see Figure 15)

			SN54ABT	H18646A	SN74AB1	UNIT	
				MAX	MIN	MAX	UNIT
fclock	Clock frequency	CLKAB or CLKBA	0	100	0	100	MHz
tw	Pulse duration	CLKAB or CLKBA high or low	3		3		ns
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑	3		3		ns
t _h	Hold time	A after CLKAB↑ or B after CLKBA↑	0.9		0.5		ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (test mode) (see Figure 15)

			SN54AB1	TH18646A	SN74AB1	FH18646A	UNIT
			MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency	ТСК	0	50	0	50	MHz
tw	Pulse duration	TCK high or low	8		8		ns
		A, B, CLK, DIR, \overline{OE} , or S before TCK [↑]	6		6		
t _{su}	Setup time	TDI before TCK↑	4.5		4.5		ns
		TMS before TCK↑	3		3		
		A, B, CLK, DIR, OE, or S after TCK↑	1.5		1.5		
t _h	Hold time	TDI after TCK↑	1		1		ns
		TMS after TCK↑	1.5		1.5		
t _d	Delay time	Power up to TCK [↑]	50*		50		ns
t _r	Rise time	V _{CC} power up	1*		1		μs

*On products compliant to MIL-PRF-38535, this parameter is not production tested.



switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (normal mode) (see Figure 15)

				SN	154ABT	H18646A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V ₍ T	CC = 5 V A = 25°C	/, ;	V _{CC} = 4.5 T _A = -55°0	UNIT	
			MIN	TYP	MAX	MIN	MAX	
f _{max}	CLKAB or CLKBA		100	150		100		MHz
^t PLH	A or B	B or A	1.5	3.1	4.7	1.5	5.2	ns
^t PHL	AUB	BUIA	1.5	3.3	5.0	1.5	6	115
^t PLH	CLKAB or CLKBA	B or A	1.5	3.6	5.6	1.5	6.8	ns
^t PHL	CERAB OF CERBA	BUIA	1.5	3.8	5.8	1.5	7	115
^t PLH	SAB or SBA	B or A	1.5	3.8	6.0	1.5	7.8	ns
^t PHL	SAB UI SBA	BUIA	1.5	3.9	6.5	1.5	8.2	115
^t PZH	DIR	B or A	1.5	3.9	6.3	1.5	7.5	
^t PZL	DIK	DUIA	1.5	4	6.5	1.5	7.8	ns
^t PZH	OE	B or A	1.5	4.2	6.7	1.5	7.6	
^t PZL	ÛE	DUIA	1.5	4.3	6.9	1.5	7.7	ns
^t PHZ	DIR	B or A	2	5.9	8.8	2	10.3	ns
^t PLZ		BUTA	2	4.7	6.9	2	9.1	115
^t PHZ	OE	B or A	2	6	9	2	10.2	200
^t PLZ	UE	BUTA	2	4.8	7.1	2	9.4	ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (normal mode) (see Figure 15)

				SN	I74ABT	H18646A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)		CC = 5 \ A = 25°C		V _{CC} = 4.5 T _A = -40°	UNIT	
			MIN	TYP	MAX	MIN	MAX	
fmax	CLKAB or CLKBA		100	150		100		MHz
^t PLH	A or B	B or A	1.5	3.1	4.7	1.5	5	ns
^t PHL	AUB	BUIA	1.5	3.3	5.0	1.5	5.4	115
^t PLH	CLKAB or CLKBA	B or A	1.5	3.6	5.6	1.5	5.9	ns
^t PHL	CLAAD OI CLADA	BUIA	1.5	3.8	5.8	1.5	6.1	115
^t PLH	SAB or SBA	B or A	1.5	3.8	6.0	1.5	6.6	ns
^t PHL	SAB OI SBA	BUIA	1.5	3.9	6.5	1.5	6.8	115
^t PZH	DIR	B or A	1.5	3.9	6.3	1.5	7	ns
^t PZL	DIK	DUIA	1.5	4	6.5	1.5	7.2	115
^t PZH		B or A	1.5	4.2	6.7	1.5	7.4	
^t PZL	OE	DUIA	1.5	4.3	6.9	1.5	7.6	ns
^t PHZ	DIR	B or A	2	5.9	8.8	2	10	
^t PLZ	אוע	DULA	2	4.7	6.9	2	8.1	ns
^t PHZ	ŌĒ	B or A	2	6	9	2	9.7	
^t PLZ	UE	DUTA	2	4.8	7.1	2	7.6	ns



switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (test mode) (see Figure 15)

				SI	154ABT	H18646A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V T	CC = 5 \ A = 25°C	/, ;	V _{CC} = 4.5 T _A = -40°	UNIT	
			MIN	TYP	MAX	MIN	MAX	
fmax	TCK		50	90		50		MHz
^t PLH	тск↓	A or B	2.5	6.1	11	2.5	13.1	ns
^t PHL	TORV	AUD	2.5	6.5	10.8	2.5	12.6	115
^t PLH	тск↓	TDO	2	3.6	5.1	2	5.8	ns
^t PHL	TORV	IDO	2	3.7	5.1	2	7	115
^t PZH	тск↓	A or B	4	7.1	11.5	4	13.9	ns
^t PZL	TORV	AUD	4	7.2	11.8	4	14.2	115
^t PZH	тск↓	TDO	2	3.7	5.7	2	6.6	ns
^t PZL	ICKV	IDO	2	3.9	6.2	2	6.9	115
^t PHZ	ТСК↓	A or B	4	8.5	14.2	4	18	20
^t PLZ		AUIB	3	7.2	13.3	3	17.5	ns
^t PHZ	тск↓	TDO	3	5.1	6.8	3	7.4	ns
^t PLZ		100	2.5	4	5.5	2.5	6.4	115

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (test mode) (see Figure 15)

				SI	174ABT	H18646A		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			V _{CC} = 4.5 T _A = -40°	UNIT	
			MIN	TYP	MAX	MIN	MAX	
f _{max}	TCK		50	90		50		MHz
^t PLH	тск↓	A or B	2.5	6.1	11	2.5	13.1	20
^t PHL	ICKV	AUID	2.5	6.5	10.8	2.5	12.4	ns
^t PLH	тск↓	TDO	2	3.6	5.1	2	5.6	20
^t PHL	ICKV	IDO	2	3.7	5.1	2	5.6	ns
^t PZH	тск↓	A or B	4	7.1	11.5	4	13.4	
^t PZL	ICK↓	AUID	4	7.2	11.8	4	13.6	ns
^t PZH	тск↓	TDO	2	3.7	5.7	2	6.6	ns
^t PZL	TORV	TDO	2	3.9	6.2	2	6.9	115
^t PHZ	тск↓	A or B	4	8.5	13	4	15	
^t PLZ		AUB	3	7.2	13.3	3	15	ns
^t PHZ	тск↓	TDO	3	5.1	6.8	3	7.2	20
^t PLZ		TDO	2.5	4	5.5	2.5	6.3	ns



recommended operating conditions

			SN54ABT	H182646A	SN74ABT	H182646A	LINUT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	Ŵ	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	Vcc	0	VCC	V
lau	High lovel output ourrent	A port, TDO	4	-24		-32	mA
ЮН	High-level output current	B port	200	-12		-12	mA
la.		A port, TDO	20	48		64	
IOL	Low-level output current	B port	2	12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate			10		10	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	AMETER	TERTO		Т	A = 25°0	<u> </u>	SN54ABTH1	82646A	SN74ABTH1	182646A	UNIT
PAR	AWEIER		ONDITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5		
		V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3		
	A port, TDO		I _{OH} = -24 mA	2			2				
Ma		V _{CC} = 4.5 V	I _{OH} = -32 mA	2*					2		M
VOH		V _{CC} = 4.5 V,	I _{OH} = -1 mA	3.35			3.3		3.35		V
	Durant	V _{CC} = 5 V,	I _{OH} = -1 mA	3.85			3.8		3.85		
	B port		I _{OH} = -3 mA	3.1			3		3.1		
		V _{CC} = 4.5 V	I _{OH} = -12 mA	2.6*					2.6		
			I _{OL} = 48 mA			0.55		0.55			
	A port, TDO	V _{CC} = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	
VOL	_		I _{OL} = 8 mA			0.8		0.8		0.65	V
	B port	V _{CC} = 4.5 V	I _{OL} = 12 mA			0.8*				0.8	
_	CLK, DIR, S, TCK	$V_{CC} = 0$ to 5. $V_{I} = V_{CC}$ or C	5 V,			±1		±1		±1	_
lj	A or B ports	V _{CC} = 5.5 V, V _I = V _{CC} or G	ND			±20	L.	±20		±20	μA
Iн	OE, TDI, TMS	V _{CC} = 5.5 V,	$V_I = V_{CC}$			10		10		10	μA
۱L	OE, TDI, TMS	V _{CC} = 5.5 V,	V _I = GND	-40		-150	A0	-150	-40	-150	μA
. +			V _I = 0.8 V	75	220	500	Q		75	500	
ll(hold) [‡]	A or B ports	V _{CC} = 4.5 V	V _I = 2 V	-75	-180	-500			-75	-500	μA
IOZH	TDO	V _{CC} = 5.5 V, V _O = 2.7 V,	<u>OE</u> = 2 V			10		10		10	μA
IOZL	TDO	V _{CC} = 5.5 V, V _O = 0.5 V,	<u>OE</u> = 2 V			-10		-10		-10	μA
IOZPU	TDO	$V_{CC} = 0 \text{ to } 2.7$ $V_{O} = 2.7$ V or	1 V, 0.5 V, OE = 0.8 V			±50				±50	μA
IOZPD	TDO	$V_{CC} = 2.1 V t$ $V_{O} = 2.7 V or$	o 0, 0.5 V, OE = 0.8 V			±50				±50	μA
loff		V _{CC} = 0,	VI or VO ≤ 4.5 V			±100				±100	μΑ
ICEX	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V			50		50		50	μΑ
	A port, TDO	V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-110	-200	-50	-200	-50	-200	mA
lO§	B port	V _{CC} = 5.5 V,		-25	-55	-100	-25	-100	-25	-100	mA
	Outputs high	V _{CC} = 5.5 V,			1.7	2.2		2.2		2.2	
	Outputs low	IO = 0,	A or B ports		23	27		27		27	mA
cc	Outputs disabled	$V_I = V_{CC}$ or GND			1	2		2		2	ШA
∆I _{CC} ¶			Dne input at 3.4 V, t V _{CC} or GND			1.5		1.5		1.5	mA

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at V_{CC} = 5 V.

[‡] The parameter I_{I(hold)} includes the off-state output leakage current. § Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

		TEST CONDITIONS	T _A = 25°C		SN54ABTH182646A	SN74ABTH182646A		UNIT	
PARAMETER		TEST CONDITIONS	MIN TYP [†] I	MAX	MIN MAX MIN		MAX	UNIT	
Ci	Control inputs	VI = 2.5 V or 0.5 V	5		O'JEN			pF	
Cio	A or B ports	V _O = 2.5 V or 0.5 V	10		Profession and Pro-			pF	
Co	TDO	V _O = 2.5 V or 0.5 V	8		.6.			pF	

[†] All typical values are at $V_{CC} = 5$ V.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (normal mode) (see Figure 15)

			SN54ABTH182646A		SN74ABT	UNIT	
				MAX	MIN	MAX	UNIT
fclock	Clock frequency	CLKAB or CLKBA	0	100	0	100	MHz
tw	Pulse duration	CLKAB or CLKBA high or low	3	O.E.M	3		ns
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑	3		3		ns
th	Hold time	A after CLKAB↑ or B after CLKBA↑	0.5	,	0.5		ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (test mode) (see Figure 15)

			SN54AB	TH182646A	SN74ABT	H182646A	UNIT
			MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency	ТСК	0	50	0	50	MHz
tw	Pulse duration	TCK high or low	8	2	8		ns
		A, B, CLK, DIR, OE, or S before TCK↑	6	115	6		
t _{su}	Setup time	TDI before TCK↑	4.5	3E	4.5		ns
		TMS before TCK↑	3	R	3		
		A, B, CLK, DIR, OE, or S after TCK↑	1.5	5	1.5		
t _h	Hold time	TDI after TCK↑	10		1		ns
		TMS after TCK↑	1.5		1.5		
t _d	Delay time	Power up to TCK↑	50		50		ns
t _r	Rise time	V _{CC} power up	1		1		μs



switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (normal mode) (see Figure 15)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V(Tj	CC = 5 V A = 25°C	, ,	SN54ABT	H182646A	SN74ABT	H182646A	UNIT
		(001F01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}	CLKAB or CLKBA		100	150		100		100		MHz
^t PLH	А	В	1.5	3.5	5.1	1.5	5.8	1.5	5.3	
^t PHL	A	В	1.5	4.1	5.8	1.5	6.4	1.5	6.1	ns
^t PLH	Р	٨	1.5	3.1	4.7	1.5	5.2	1.5	5	-
^t PHL	В	A	1.5	3.3	5	1.5	5.6	1.5	5.4	ns
^t PLH	CLKAB	В	1.5	4.3	6.2	1.5	7	1.5	6.5	
^t PHL	CLKAD	В	1.5	4.9	7	1.5	8.1	1.5	7.4	ns
^t PLH	CLKBA	А	1.5	3.6	5.2	1.5	6.2	1.5	5.9	
^t PHL	CLKBA	A	1.5	3.8	5.5	1.5	6.5	1.5	6.1	ns
^t PLH	SAB	В	1.5	4.4	6.9	1.5	7.6	1.5	7.2	
^t PHL	SAD	В	1.5	4.8	7.4	1.5 5	8.3	1.5	7.8	ns
^t PLH	SBA	А	1.5	3.8	5.6	1.5	6.8	1.5	6.6	ns
^t PHL	SDA	A	1.5	3.9	6	1.5	7.2	1.5	6.8	115
^t PZH	DIR	B or A	1.5	3.9	6.3	1.5	7.5	1.5	7	
^t PZL	DIK	BUIA	1.5	4	6.5	1.5	7.7	1.5	7.2	ns
^t PZH		B or A	1.5	4.2	6.7	1.5	8.1	1.5	7.4	
^t PZL	OE	BUIA	1.5	4.3	6.9	1.5	8.4	1.5	7.6	ns
^t PHZ	DIR	B or A	2	5.9	8.8	2	10.3	2	10	ns
^t PLZ		BUIA	2	4.7	6.9	2	8.7	2	8.1	115
^t PHZ	OE	B or A	2	6	9	2	10.5	2	9.7	ne
^t PLZ	UE	BUTA	2	4.8	7.1	2	8.7	2	7.6	ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (test mode) (see Figure 15)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABTH182646A		SN74ABTH182646A		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}	TCK		50	90		50		50		MHz
^t PLH	тск↓	A or B	2.5	6.1	11	2.5	14.5	2.5	13.1	ns
^t PHL			2.5	6.5	10.8	2.5	14	2.5	12.4	
^t PLH	тск↓	TDO	2	3.6	5.1	2	27	2	5.6	ns
^t PHL			2	3.7	5.1	2	5 7	2	5.6	
^t PZH	тск↓	A or B	4	7.1	11.5	4	2 14.5	4	13.4	ns
^t PZL			4	7.2	11.8	4	15	4	13.6	
^t PZH	ТСК↓	TDO	2	3.7	5.7	2	7.5	2	6.6	ns
^t PZL			2	3.9	6.2	2	8	2	6.9	
^t PHZ	ТСК↓	A or B	4	8.5	13	Q4	18	4	15	ns
^t PLZ			3	7.2	13.3	3	17.5	3	15	
^t PHZ	тск↓	TDO	3	5.1	6.8	3	8	3	7.2	ns
^t PLZ			2.5	4	5.5	2.5	8	2.5	6.3	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.





NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns. t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 15. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated