## SN54ABTH162460, SN74ABTH162460 4-T0-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS241E - FEBRUARY 1993 - REVISED MAY 1997

- Members of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- B-Port Outputs Have Equivalent $25-\Omega$ Series Resistors, So No External Resistors Are Required
- State-of-the-Art EPIC-IIBTM ${ }^{\text {TM }}$ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical Volp (Output Ground Bounce) < 1 V at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- High-Impedance State During Power Up and Power Down
- Distributed $\mathrm{V}_{\mathrm{CC}}$ and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings


## description

The 'ABTH162460 are 4-bit to 1-bit multiplexed registered transceivers used in applications where four separate data paths must be multiplexed onto or demultiplexed from a single data path. Typical applications include multiplexing and/or demultiplexing of address and data information in microprocessor or bus-interface applications. This device also is useful in memory-interleaving applications.

SN54ABTH162460 . . WD PACKAGE
SN74ABTH162460... DL PACKAGE
(TOP VIEW)

|  | U |  |
| :---: | :---: | :---: |
|  | 56 | OEB1 |
| LEAB2 2 | 55 | OEB2 |
| LEBA [3 | 54 | SELO |
| GND 4 | 53 | GND |
| LEB1 5 | 52 | 1B1 |
| LEB2 6 | 51 | 1 B 2 |
| $\mathrm{V}_{\text {CC }} \square^{7}$ | 50 | $V_{C C}$ |
| CLKBA 8 | 49 | 1B3 |
| OEB [9 | 48 | 1B4 |
| CLKAB [10 | 10 | 2B1 |
| GND 11 | 1146 | GND |
| 1A 12 | 45 | 2B2 |
| 2 A [13 | 34 | 2B3 |
| CE_SELO 14 | 43 | 2B4 |
| CE_SEL1 15 | 542 | 3B1 |
| $3 A-16$ | $6 \quad 41$ | 3B2 |
| 4A 17 | $7 \quad 40$ | 3B3 |
| GND 18 | 839 | GND |
| CLKENAB 19 | 938 | 3B4 |
| CLKENB 20 | - 37 | 4B1 |
| CLKENBA 21 | 136 | 4B2 |
| $\mathrm{V}_{\mathrm{CC}}[22$ | 23 | $\mathrm{V}_{\mathrm{CC}}$ |
| LEB3 23 | 34 | 4B3 |
| LEB4 24 | 43 | 4B4 |
| GND 25 | 532 | GND |
| OEA 26 | - 31 | SEL1 |
| LEAB3 27 | 730 | OEB3 |
| LEAB4 [28 | $8 \quad 29$ | OEB4 |

Five 4-bit I/O ports (1A-4A, 1B1-4, 2B1-4, 3B1-4, and 4B1-4) are available for address and/or data transfer. The output-enable ( $\overline{\mathrm{OEB}}, \overline{\mathrm{OEB1}}-\overline{\mathrm{OEB}} 4$, and $\overline{\mathrm{OEA}}$ ) inputs control the bus-transceiver functions. These control signals also allow 4-bit or 16-bit control, depending on the $\overline{\text { OEB }}$ level.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.

## SN54ABTH162460, SN74ABTH162460

4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCBS241E - FEBRUARY 1993 - REVISED MAY 1997

## description (continued)

Address and/or data information can be stored using the internal storage latches/flip-flops. The latch-enable (LEB1-LEB4, LEBA, and LEAB1-LEAB4) and clock/clock-enable (CLK/CLKEN) inputs are used to control data storage. When either one of the latch-enable inputs is high, the latch is transparent (clock is a don't care as long as the latch enable is high). When the latch-enable input goes low (providing that the clock does not transit from low to high), the data present at the inputs is latched and remains latched until the latch-enable input is returned high. When the clock enable is low and the corresponding latch enable is low, data can be clocked on the low-to-high transition of the clock. When either the clock enable or the corresponding latch enable is high, the clock is a don't care.

Four select (SEL0, SEL1, CE_SEL0, and CE_SEL1) pins are provided to multiplex data (A port), or to select one of four clock enables (B port). This allows the user the flexibility of controlling one bit at a time.

The B-port outputs, which are designed to sink up to 12 mA , include equivalent $25-\Omega$ series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
When $\mathrm{V}_{\mathrm{CC}}$ is between 0 and 2.1 V , the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V , $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABTH162460 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ABTH162460 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## Function Tables

A-TO-B OUTPUT ENABLE $\dagger$

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{B n}$ |  |  |
| $\overline{\mathbf{O E B}}$ | $\overline{\text { OEBn }}$ |  |
| $H$ | $H$ | $Z$ |
| $H$ | $L$ | $Z$ |
| $L$ | $H$ | $Z$ |
| $L$ | $L$ | Active |

A-TO-B STORAGE
(assuming $\overline{O E B}=L, \overline{O E B n}=L$ ) $\ddagger$

| INPUTS |  |  |  |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { CLKENAB }}$ | CE_SEL1 | CE_SELO | CLKAB | LEAB1 | LEAB2 | LEAB3 | LEAB4 | B1 | B2 | B3 | B4 |
| X | X | X | H or L | H | L | L | L | A | $\mathrm{A}_{0}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{0}$ |
| X | X | X | H or L | H | H | H | L | A | A | A | $\mathrm{A}_{0}$ |
| L | X | X | L | L | L | L | L | $\mathrm{A}_{0}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{0}$ |
| L | L | L | $\uparrow$ | L | L | L | L | A | $\mathrm{A}_{0}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{0}$ |
| L | L | H | $\uparrow$ | L | L | L | L | $\mathrm{A}_{0}$ | A | $\mathrm{A}_{0}$ | $\mathrm{A}_{0}$ |
| L | H | L | $\uparrow$ | L | L | L | L | $\mathrm{A}_{0}$ | $\mathrm{A}_{0}$ | A | $\mathrm{A}_{0}$ |
| L | H | H | $\uparrow$ | L | L | L | L | $\mathrm{A}_{0}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{0}$ | A |
| H | X | X | $\uparrow$ | L | L | L | L | $\mathrm{A}_{0}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{0}$ | $\mathrm{A}_{0}$ |

[^0]
## Function Tables (Continued)

| B-TO-A STORAGE (before point $P$ ) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUTS |  |  |  |  |  |  |  | P |
| $\overline{\text { CLKENB }}$ | CLKBA | LEB1 | LEB2 | LEB3 | LEB4 | SEL1 | SELO |  |
| X | X | H | L | L | L | L | L | B1 |
| $x$ | $X$ | L | H | L | L | L | H | B2 |
| X | $X$ | L | L | H | L | H | L | B3 |
| X | X | L | L | L | H | H | H | B4 |
| L | $\uparrow$ | L | L | L | L | L | L | B1 |
|  |  |  |  |  |  | L | H | B2 |
|  |  |  |  |  |  | H | L | B3 |
|  |  |  |  |  |  | H | H | B4 |
| L | L | L | L | L | L | L | L | $\mathrm{B1}_{0}{ }^{\dagger}$ |
|  |  |  |  |  |  | L | H | $\mathrm{B2}_{0}{ }^{+}$ |
|  |  |  |  |  |  | H | L | $B 3{ }^{\dagger}{ }^{\dagger}$ |
|  |  |  |  |  |  | H | H | B40 $\dagger$ |

† Output level before the indicated steady-state input conditions were established

B-TO-A STORAGE
(after point P )

| INPUTS |  |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLKENBA | CLKBA | LEBA | $\overline{\text { OEA }}$ | B | A |
| X | X | X | H | X | Z |
| X | X | H | L | L | L |
| X | X | H | L | H | H |
| H | X | L | L | X | $\mathrm{A}_{0} \dagger$ |
| L | $\uparrow$ | L | L | L | L |
| L | $\uparrow$ | L | L | H | H |
| L | L | L | L | X | $\mathrm{A}_{0} \dagger$ |

$\dagger$ Output level before the indicated steady-state input conditions were established

## SN54ABTH162460, SN74ABTH162460

4-T0-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
SCBS241E - FEBRUARY 1993 - REVISED MAY 1997


## Texas

INSTRUMENTS

## SN54ABTH162460, SN74ABTH162460 4-T0-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$
-0.5 V to 7 V
Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (except I/O ports) (see Note 1) -0.5 V to 7 V
 Current into any output in the low state, $\mathrm{I}_{\mathrm{O}}: \mathrm{SN} 54 \mathrm{ABTH} 162460$ (A port) 96 mA SN74ABTH162460 (A port) . . . . . . . . . . . . . . . . . . . . . . . . 128 mA
B port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 mA

Output clamp current, $\mathrm{I}_{\mathrm{OK}}\left(\mathrm{V}_{\mathrm{O}}<0\right)$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -50 mA
Package thermal impedance, $\theta_{J A}$ (see Note 2): DL package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $74^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $T_{\text {stg }}$
$-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed
2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.
recommended operating conditions (see Note 3)

|  |  |  | SN54ABTH162460 |  |  | SN74ABTH162460 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 |  |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  |  | 0.8 |  |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  | High-level output current | A port |  |  | -24 |  |  | -32 | mA |
| IOH | High-level output current | B port |  |  | -12 |  |  | -12 | mA |
| 1 | level output current | A port |  |  | 48 |  |  | 64 | A |
| IOL | evel output current | B port |  |  | 12 |  |  | 12 | A |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | Outputs enabled |  |  | 10 |  |  | 10 | ns/V |
| $\Delta \mathrm{t} / \Delta \mathrm{V}_{\mathrm{CC}}$ | Power-up ramp rate |  | 200 |  |  | 200 |  |  | $\mu \mathrm{s} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 |  | 125 | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 3: Unused control pins must be held high or low to prevent them from floating.

## SN54ABTH162460, SN74ABTH162460

## 4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS

WITH 3-STATE OUTPUTS
SCBS241E - FEBRUARY 1993 - REVISED MAY 1997
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
$\S$ This parameter is characterized but not production tested.
IThis is the increase in supply current for each input that is at the specified TTL voltage level rather than $\mathrm{V}_{\mathrm{CC}}$ or GND.

## SN54ABTH162460, SN74ABTH162460 4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(see Figure 1)


## SN54ABTH162460, SN74ABTH162460

## 4-TO-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS241E - FEBRUARY 1993 - REVISED MAY 1997
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | SN54ABTH162460 |  | SN74ABTH162460 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ |  |  | 160 |  |  | 160 |  | 160 |  | MHz |
| tPLH | B | A | 2 | 3.6 | 5.9 | 2 | 7.1 | 2 | 6.5 | ns |
| tPHL |  |  | 2 | 3.5 | 5.8 | 2 | 6.8 | 2 | 6.5 |  |
| tPZH | $\overline{O E A}$ | A | 1.5 | 2.8 | 4.8 | 1.5 | 5.9 | 1.5 | 5.6 | ns |
| tPZL |  |  | 1.5 | 2.6 | 4.8 | 1.5 | 5.7 | 1.5 | 5.5 |  |
| tPHZ | $\overline{O E A}$ | A | 2 | 3.8 | 5.3 | 2 | 6 | 2 | 5.9 | ns |
| tPLZ |  |  | 1.5 | 4 | 6.1 | 1.5 | 7 | 1.5 | 6.5 |  |
| tPLH | A | B | 2 | 3.3 | 5.5 | 2 | 6.5 | 2 | 6.2 | ns |
| tPHL |  |  | 2 | 3.7 | 5.8 | 2 | 6.8 | 2 | 6.5 |  |
| tPZH | $\overline{O E B}$ | B | 2 | 3.9 | 5.8 | 2 | 7.1 | 2 | 6.8 | ns |
| tPZL |  |  | 2 | 3.7 | 5.6 | 2 | 6.6 | 1.5 | 6.3 |  |
| tPHZ | $\overline{O E B}$ | B | 2 | 4 | 5.6 | 2 | 4 6.4 | 2 | 6.2 | ns |
| tplZ |  |  | 2 | 3.7 | 5.2 | 2 | 6.1 | 2 | 5.8 |  |
| tPZH | $\overline{\text { OEB1, }} \overline{2}, \overline{3}, \overline{4}$ | B | 2 | 3.7 | 5.8 | 2 | 6.8 | 2 | 6.6 | ns |
| tPZL |  |  | 2 | 3.5 | 5.4 | 2 | 6.4 | 2 | 6.2 |  |
| tPHZ | $\overline{\text { OEB1, }} \overline{2}, \overline{3}, \overline{4}$ | B | 1.5 | 3.3 | 4.8 | ¢. 5 | 5.4 | 1.5 | 5.3 | ns |
| tPLZ |  |  | 1.5 | 3.1 | 4.4 | Q1.5 | 5.1 | 1.5 | 4.9 |  |
| tPLH | CLKBA | A | 1.5 | 4.2 | 6.7 | 1.5 | 8.1 | 1.5 | 7.4 | ns |
| tPHL |  |  | 1.5 | 4.4 | 6.9 | 1.5 | 8.4 | 1.5 | 7.7 |  |
| tPLH | CLKAB | B | 2 | 3.5 | 5.8 | 2 | 6.9 | 2 | 6.5 | ns |
| tPHL |  |  | 2 | 3.7 | 6 | 2 | 7 | 2 | 6.5 |  |
| tPLH | LEBA | A | 1.5 | 3 | 5.2 | 1.5 | 6.3 | 1.5 | 5.8 | ns |
| tPHL |  |  | 1.5 | 3 | 5 | 1.5 | 6.3 | 1.5 | 5.8 |  |
| tPLH | LEAB1, 2, 3, 4 | B | 2 | 3.4 | 5.4 | 2 | 6.5 | 2 | 6.2 | ns |
| tPHL |  |  | 2 | 3.6 | 5.7 | 2 | 6.3 | 2 | 6.2 |  |
| tPLH | LEBA1, 2, 3, 4 | A | 2 | 4 | 6.5 | 2 | 7.8 | 2 | 7.2 | ns |
| tPHL |  |  | 2 | 4 | 6.1 | 2 | 7.5 | 2 | 6.8 |  |
| tPLH | SEL | A | 2 | 4.1 | 6.7 | 2 | 8.1 | 2 | 7.5 | ns |
| tPHL |  |  | 2 | 3.8 | 6.2 | 2 | 7.3 | 2 | 6.9 |  |

## SN54ABTH162460, SN74ABTH162460 4-T0-1 MULTIPLEXED/DEMULTIPLEXED REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS241E - FEBRUARY 1993 - REVISED MAY 1997

## PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
| :---: | :---: |
| $\begin{aligned} & \text { tPLH/tPHL } \\ & \text { tPLZ/tPZL } \\ & \text { tPHZ/tPZH } \end{aligned}$ | Open <br> 7 V <br> Open |



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.


[^0]:    $\ddagger$ This table does not cover all the latch-enable cases since they have similar results.

