SCES058F - NOVEMBER 1995 - REVISED SEPTEMBER 1999

- Member of the Texas Instruments Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- B-Port Outputs Have Equivalent 26-Ω
   Series Resistors, So No External Resistors
   Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Option Includes Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

NOTE: For tape and reel order entry:
The DGGR package is abbreviated to GR.

#### description

This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

Data flow in each direction is controlled by output-enable (OEAB and OEBA) and clock-enable (CLKENAB and CLKENBA) inputs. For the A-to-B data flow, the data flows through a single register. The B-to-A data can flow through a four-stage pipeline register path, or through a single register path, depending on the state of the select (SEL) input.

# DGG OR DL PACKAGE (TOP VIEW)

		1 1		
CLKENAB [	1	$\cup$	56	SEL
OEAB [	2		55	CLKAB
A1 [	3		54	] B1
GND [	4		53	] GND
A2 [	5		52	] B2
A3 [	6		51	] B3
V <sub>CC</sub>	7		50	] v <sub>cc</sub>
A4 [	8		49	] B4
A5 [	9		48	] B5
A6 [	10		47	] B6
GND [	11		46	] GND
A7 [	12		45	] B7
A8 [	13		44	] B8
A9 [	14		43	] B9
A10 [	15		42	B10
A11 [	16		41	] B11
A12 [	17		40	B12
GND [	18		39	] GND
A13 [	19		38	B13
A14 [	20		37	] B14
A15 [	21		36	B15
v <sub>cc</sub> [	22		35	] v <sub>cc</sub>
A16 [	23		34	B16
A17 [	24		33	B17
GND [	25		32	GND
A18 [	26		31	] B18
OEBA [	27		30	CLK1BA
CLKENBA [	28		29	CLK2BA

Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input, provided that the appropriate CLKEN inputs are low. The A-to-B data transfer is synchronized to the CLKAB input, and B-to-A data transfer is synchronized with the CLK1BA and CLK2BA inputs.

The B outputs, which are designed to sink up to 12 mA, include equivalent  $26-\Omega$  resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162525 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



SCES058F - NOVEMBER 1995 - REVISED SEPTEMBER 1999

#### **Function Tables**

#### A-TO-B STORAGE (OEAB = L)

II	OUTPUT		
CLKENAB	CLKAB	Α	В
Н	Х	Х	в <sub>0</sub> †
L	$\uparrow$	L	L
L	$\uparrow$	Н	Н

<sup>†</sup> Output level before the indicated steady-state input conditions were established

#### B-TO-A STORAGE (OEBA = L)

	OUTPUT				
CLKENBA	CLK2BA	CLK1BA	SEL	В	Α
Н	Х	Х	Х	Х	A <sub>0</sub> †
L	$\uparrow$	Χ	Н	L	L
L	$\uparrow$	Χ	Н	Н	Н
L	$\uparrow$	$\uparrow$	L	L	L‡
L	$\uparrow$	$\uparrow$	L	Н	H <sup>‡</sup>


<sup>†</sup> Output level before the indicated steady-state input conditions were established



<sup>&</sup>lt;sup>‡</sup>Three CLK1BA edges and one <u>CLK</u>2BA edge are needed to propagate data from B to A when <u>SEL</u> is low.

SCES058F - NOVEMBER 1995 - REVISED SEPTEMBER 1999

# logic diagram (positive logic) 55 ►



SCES058F - NOVEMBER 1995 - REVISED SEPTEMBER 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> : Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	
Input clamp current, $I_{ K }(V_{ } < 0)$	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	
Continuous output current, IO	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T <sub>stg</sub>	—65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



SCES058F - NOVEMBER 1995 - REVISED SEPTEMBER 1999

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		1.65	3.6	V	
	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		0.65 × V <sub>CC</sub>			
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	1	
٧ <sub>I</sub>	Input voltage	-	0	Vcc	V	
۷o	Output voltage		0	Vcc	V	
	V <sub>CC</sub> = 1.65 V			-4		
	High-level output current (A port)	V <sub>CC</sub> = 2.3 V		-12	mA	
		V <sub>CC</sub> = 2.7 V		-12		
		V <sub>CC</sub> = 3 V		-24		
lОН		V <sub>CC</sub> = 1.65 V		-2		
	High-level output current (B port)	V <sub>CC</sub> = 2.3 V		-6		
		V <sub>CC</sub> = 2.7 V		-8		
		VCC = 3 V		-12	1	
		V <sub>CC</sub> = 1.65 V		4		
	Law law law a super transfer (A a a st)	V <sub>CC</sub> = 2.3 V		12		
	Low-level output current (A port)	V <sub>CC</sub> = 2.7 V		12	1	
1.		V <sub>CC</sub> = 3 V		24		
IOL		V <sub>CC</sub> = 1.65 V		2	mA	
	1	V <sub>CC</sub> = 2.3 V		6		
	Low-level output current (B port)	V <sub>CC</sub> = 2.7 V		8	1	
	V <sub>CC</sub> = 3 V			12	1	
Δt/Δν	Input transition rise or fall rate	•		10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES058F - NOVEMBER 1995 - REVISED SEPTEMBER 1999

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST CONDITIONS	Vcc	MIN TYPT MAX		UNIT	
		$I_{OH} = -100  \mu A$	1.65 V to 3.6 V	V <sub>CC</sub> -0.2			
ı		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			
ı		I <sub>OH</sub> = -6 mA	2.3 V	2			
ı	A port		2.3 V	1.7			
ı		I <sub>OH</sub> = -12 mA	2.7 V	2.2			
ı			3 V	2.4			
		I <sub>OH</sub> = -24 mA	3 V	2		.,	
VOH		I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> -0.2		V	
ı		$I_{OH} = -2 \text{ mA}$	1.65 V	1.2			
ı		$I_{OH} = -4 \text{ mA}$	2.3 V	1.9			
ı	B port		2.3 V	1.7			
ı		IOH = -6 mA	3 V	2.4			
ı		I <sub>OH</sub> = -8 mA	2.7 V	2			
ı		I <sub>OH</sub> = -12 mA	3 V	2			
		I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V		0.2		
ı		I <sub>OL</sub> = 4 mA	1.65 V		0.45		
ı	l	I <sub>OL</sub> = 6 mA	2.3 V		0.4		
ı	A port		2.3 V		0.7		
ı		I <sub>OL</sub> = 12 mA	2.7 V		0.4		
ı		I <sub>OL</sub> = 24 mA	3 V		0.55		
VOL		I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V		0.2	V	
_		I <sub>OL</sub> = 2 mA	1.65 V		0.45		
ı		I <sub>OL</sub> = 4 mA	2.3 V		0.4		
ı	B port		2.3 V		0.55		
ı		IOL = 6 mA	3 V		0.55		
ı		I <sub>OL</sub> = 8 mA	2.7 V		0.6		
ı		I <sub>OL</sub> = 12 mA	3 V		0.8		
lį	•	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V		±5	μΑ	
		V <sub>I</sub> = 0.58 V	4.05.1/	25			
		V <sub>I</sub> = 1.07 V	1.65 V	-25			
		V <sub>I</sub> = 0.7 V	0.01/	45			
I <sub>I(hold)</sub>		V <sub>I</sub> = 1.7 V	2.3 V	-45		μΑ	
( /		V <sub>I</sub> = 0.8 V	0.17	75			
		V <sub>I</sub> = 2 V	3 V	<b>-75</b>			
		V <sub>I</sub> = 0 to 3.6 V <sup>‡</sup>	3.6 V		±500		
loz§		V <sub>O</sub> = V <sub>CC</sub> or GND	3.6 V		±10	μΑ	
ICC		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V		40	) μΑ	
ΔlCC		One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V		750	μΑ	
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V	3		pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V	7		pF	

 $<sup>\</sup>mbox{\$ For I/O ports},$  the parameter  $\mbox{IOZ}$  includes the input leakage current.



<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

SCES058F - NOVEMBER 1995 - REVISED SEPTEMBER 1999

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			V <sub>CC</sub> = 1.8 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency			†		120		125		150	MHz	
t <sub>W</sub>	Pulse duration, CL	K high or low	†		3.2		3.2		3		ns	
		A data before CLKAB↑	†		1.3		1.3		1.3			
		B data before CLK2BA↑	†		2.1		1.8		1.7			
		B data before CLK1BA↑	†		1.3		1.2		1.1			
t <sub>su</sub>	Setup time	SEL before CLK2BA↑	†		3.3		3.3		3.3		ns	
		CLKENAB before CLKAB↑	†		2.1		1.9		1.6		-	
		CLKENBA before CLK1BA↑	†		2.7		2.5		2.1			
		CLKENBA before CLK2BA↑	†		2.7		2.5		2.2			
		A data after CLKAB↑	†		0.7		0.4		0.9			
		B data after CLK2BA↑	†		0.4		0		0.6			
		B data after CLK1BA↑	†		0.8		0.4		1			
th	Hold time	SEL after CLK2BA↑	†		0		0		0.1		ns	
		CLKENAB after CLKAB↑	†		0.1		0.3		0.3			
		CLKENBA after CLK1BA↑	†		0		0		0.1			
		CLKENBA after CLK2BA↑	†		0		0		0			

<sup>†</sup> This information was not available at the time of publication.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> =	1.8 V	V <sub>CC</sub> =	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> =	3.3 V 3 V	UNIT
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			†		120		125		150		MHz
	CLKAB	В		†	1	5.5		5.4	1	4.7	20
<sup>t</sup> pd	CLK2BA	А		†	1	4.5		4.4	1	4.2	ns
	OEBA	А		†	1	6.1		6.1	1	5.1	
t <sub>en</sub>	OEAB	В		†	1	6.7		6.8	1	5.7	ns
<b>4</b>	OEBA	А		†	1	6.3		5.4	1	4.9	20
t <sub>dis</sub>	OEAB	В		†	1	6.3		5.4	1	4.9	ns

<sup>†</sup> This information was not available at the time of publication.


# operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V <sub>CC</sub> = 1.8 V V <sub>CC</sub> = 2.5 V V <sub>CC</sub> =		V <sub>CC</sub> = 3.3 V	UNIT	
	PARAMETER		TEST CONDITIONS	TYP	TYP	TYP	UNII	
	Power dissipation	Outputs enabled	C <sub>1</sub> = 50 pF, f = 10 MHz	†	160	160	pF	
C <sub>pd</sub>	capacitance	Outputs disabled	$C_L = 50 \text{ pF},  f = 10 \text{ MHz}$	Ť	160	160	pr	

<sup>†</sup> This information was not available at the time of publication.



#### PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V}$



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SCES058F - NOVEMBER 1995 - REVISED SEPTEMBER 1999


### PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 V \pm 0.2 V$



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLZ and tpHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated