 Member of the Texas Instruments Widebus™ Family 	DGG, DGV, OR (TOP)	
 EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process 	1DIR 1 1CLKAB 2	56] 1 0E 55] 1CLKBA
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	1SAB [3 GND [4 1A1 [5	54] 1SBA 53] GND 52] 1B1
 Latch-Up Performance Exceeds 250 mA Per JESD 17 	1A2 [6 V _{CC} [7	51] 1B2 50] V _{CC}
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	1A3 [8 1A4 [9 1A5 [10	49 1B3 48 1B4 47 1B5
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink 	GND [11 1A6 [12	46] GND 45] 1B6
Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages	1A7 [] 13 1A8 [] 14 2A1 [] 15	44 1B7 43 1B8 42 2B1
description	2A2 [16 2A3 [17	41 2B2 40 2B3
This 16-bit bus transceiver and register is designed for 1.65-V to 3.6-V V _{CC} operation.	GND [18 2A4 [19	39] GND 38] 2B4
The SN74ALVCH16646 can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the	2A5 [20 2A6 [21	37] 2B5 36] 2B6
A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock	V _{CC} [22 2A7 [23	35] V _{CC} 34] 2B7
(CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74ALVCH16646.	2A8 [] 24 GND [] 25 2SAB [] 26	33 2B8 32 GND 31 2SBA
Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver	2018 [27 2018 [28	30 20LKBA 29 20E

functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when OE is low. In the isolation mode (\overline{OE} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16646 is characterized for operation from -40°C to 85°C.



d

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





FUNCTION TABLE											
		INP	UTS			DATA	l/Os	OPERATION OR FUNCTION			
OE	DIR	CLKAB	CLKBA	SAB	SBA	A A1–A8 B1–B8		OPERATION OR FUNCTION			
Х	Х	\uparrow	Х	Х	Х	Input	Unspecified [†]	Store A, B unspecified [†]			
Х	Х	Х	\uparrow	Х	Х	Unspecified [†]	Input	Store B, A unspecified [†]			
Н	Х	Ŷ	\uparrow	Х	Х	Input	Input	Store A and B data			
Н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage			
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus			
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus			
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus			
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus			

[†] The data-output functions may be enabled or disabled by various signals at OE and DIR. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



SN74ALVCH16646 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS











logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





To Seven Other Channels



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, VI: Except I/O ports (see Note 1)	–0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DGV package	
DL package	
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		1.65	3.6	V
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$		
V_{IH}	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
VIL	Low-level input voltage	$V_{CC} = 2.3 V \text{ to } 2.7 V$		0.7	V
		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	
VI	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
		V _{CC} = 1.65 V		-4	
1	High-level output current	$V_{CC} = 2.3 V$		-12	mΛ
ЮН		$V_{CC} = 2.7 V$	2.7 V -1		mA
		$V_{CC} = 3 V$		-24	1
		V _{CC} = 1.65 V		4	
1		V _{CC} = 2.3 V		12	
IOL	Low-level output current	$V_{CC} = 2.7 V$	V _{CC} = 2.7 V		mA
		V _{CC} = 3 V		24	
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



PARA	METER	TEST C	ONDITIONS	Vcc	MIN	түр†	MAX	UNIT	
		I _{OH} = –100 μA		1.65 V to 3.6 V	V _{CC} -0.2	2			
		$I_{OH} = -4 \text{ mA}$		1.65 V	1.2				
		I _{OH} = -6 mA	$I_{OH} = -6 \text{ mA}$						
VOH				2.3 V	1.7			V	
		I _{OH} = -12 mA		2.7 V	2.2				
				3 V	2.4				
		I _{OH} = -24 mA		3 V	2				
		l _{OL} = 100 μA		1.65 V to 3.6 V			0.2		
		I _{OL} = 4 mA		1.65 V			0.45		
Mar		I _{OL} = 6 mA	2.3 V			0.4	V		
VOL		40.00	2.3 V			0.7			
		I _{OL} = 12 mA	2.7 V			0.4			
		I _{OL} = 24 mA	3 V			0.55			
lj		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
		V _I = 0.58 V		1.65 V	25				
		V _I = 1.07 V	1.65 V	-25					
		V _I = 0.7 V	2.3 V	45					
ll(hold)		V _I = 1.7 V		2.3 V	-45			μΑ	
		V _I = 0.8 V		3 V	75				
loz§		V _I = 2 V		3 V	-75				
		V _I = 0 to 3.6 V‡		3.6 V			±500		
		V _O = V _{CC} or GND		3.6 V			±10	μΑ	
ICC		V _I = V _{CC} or GND,	IO = 0	3.6 V			40	μΑ	
∆ICC		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ	
	ontrol inputs	V _I = V _{CC} or GND		3.3 V		3.5		pF	
	or B ports	V _O = V _{CC} or GND		3.3 V		8.5		pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡]This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another. § For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 4)

			V _{CC} =	1.8 V	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			¶		150		150		150	MHz
tw	Pulse duration	CLKAB or CLKBA high or low	P		3.3		3.3		3.3		ns
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑	¶		1.6		1.7		1.4		ns
t _h	Hold time	A after CLKAB↑ or B after CLKBA↑	¶		0.6		0.4		0.7		ns

 \P This information was not available at the time of publication.



switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 4)

PARAMETER	FROM TO		V _{CC} = 1.8 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			†		150		150		150		MHz
	A or B	B or A		†	1	4.8		4.5	1	3.9	
^t pd	CLKAB or CLKBA	A or B		†	1	5.6		5.2	1	4.5	ns
	SAB or SBA	AOIB		†	1	6.8		6.4	1	5.3	
^t en	OE	A or B		†	1	6.5		6.2	1	5.1	ns
^t dis	OE	A or B		†	1.6	5.7		5	1.4	4.7	ns
t _{en}	DIR	A or B		†	1	7.8		6.2	1	5.1	ns
^t dis	DIR	A or B		†	1.5	6.5		6	1.1	5.3	ns


[†] This information was not available at the time of publication.

operating characteristics, T_A = 25°C

		PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
					ТҮР	TYP	TYP	0.111	
Г	<u> </u>	Power dissipation	Outputs enabled	C _I = 50 pF. f = 10 MHz	†	39	43	ъE	
Ľ	C _{pd}	capacitance	Outputs disabled	$C_{L} = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	†	10	12	р⊦	

[†] This information was not available at the time of publication.






NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. tpzL and tpzH are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 2. Load Circuit and Voltage Waveforms






NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tPLH and tPHL are the same as tpd.







PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tPLH and tPHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated