## SN54HC652, SN74HC652 <br> OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCLS151B - DECEMBER 1982 - REVISED MAY 1997

## - Independent Registers and Enables for A and B Buses

- Multiplexed Real-Time and Stored Data
- True Data Paths
- High-Current 3-State Outputs Can Drive up to 15 LSTTL Loads
- Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (NT) and Ceramic (JT) 300-mil DIPs


## description

These devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select real-time or stored data transfer. A low input level selects real-time data, and a high input level selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'HC652.

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) terminals regardless of the select- or output-control terminals. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and $\overline{O E B A}$. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

SN54HC652 . . . JT OR W PACKAGE
SN74HC652... DW OR NT PACKAGE
(TOP VIEW)


SN54HC652 . . . FK PACKAGE (TOP VIEW)


NC - No internal connection

The SN54HC652 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74HC652 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## WITH 3-STATE OUTPUTS

SCLS151B - DECEMBER 1982 - REVISED MAY 1997


Pin numbers shown are for the DW, JT, NT, and W packages.
Figure 1. Bus-Management Functions
$\dagger$ The data-output functions are enabled or disabled by a variety of level combinations at OEAB or $\overline{O E B A}$. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition on the clock inputs.
$\ddagger$ Select control = L; clocks can occur simultaneously.
Select control = H; clocks must be staggered to load both registers.

## logic symbol§


§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DW, JT, NT, and W packages.

## logic diagram (positive logic)



Pin numbers shown are for the DW, JT, NT, and W packages.

## absolute maximum ratings over operating free-air temperature range $\dagger$

$$
\begin{aligned}
& \text { Supply voltage range, } \mathrm{V}_{\mathrm{CC}} \ldots \ldots . . \ldots . . . \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-0.5 \mathrm{~V} \text { to } 7 \mathrm{~V} \\
& \text { Input clamp current, } I_{I_{K}}\left(\mathrm{~V}_{\mathrm{I}}<0 \text { or } \mathrm{V}_{\mathrm{I}}>\mathrm{V}_{\mathrm{CC}}\right) \text { (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } \pm 20 \mathrm{~mA} \\
& \text { Output clamp current, } \mathrm{I}_{\mathrm{OK}}\left(\mathrm{~V}_{\mathrm{O}}<0 \text { or } \mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}\right)(\text { see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } \pm 20 \mathrm{~mA} \\
& \text { Continuous output current, } \mathrm{I}_{\mathrm{O}}\left(\mathrm{~V}_{\mathrm{O}}=0 \text { to } \mathrm{V}_{\mathrm{CC}}\right) \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } \pm 35 \mathrm{~mA}
\end{aligned}
$$

$$
\begin{aligned}
& \text { Package thermal impedance, } \theta_{J A} \text { (see Note 2): DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . } 81^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { NT package .............................................. } 67^{\circ} \mathrm{C} / \mathrm{W} \\
& \text { Storage temperature range, } \mathrm{T}_{\text {stg }} \text {. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }-65^{\circ} \mathrm{C} \text { to } 150^{\circ} \mathrm{C} \\
& \dagger \text { Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and } \\
& \text { functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not } \\
& \text { implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. } \\
& \text { NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. } \\
& \text { 2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace } \\
& \text { length of zero. }
\end{aligned}
$$

# SN54HC652, SN74HC652 <br> OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS 

SCLS151B - DECEMBER 1982 - REVISED MAY 1997
recommended operating conditions

|  |  |  |  | 54HC65 |  |  | 74HC6 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | NOM | MAX | MIN | NOM | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2 | 5 | 6 | 2 | 5 | 6 | V |
|  |  | $\mathrm{V}_{\text {CC }}=2 \mathrm{~V}$ | 1.5 |  |  | 1.5 |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ | 3.15 |  |  | 3.15 |  |  | v |
|  |  | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ | 4.2 |  |  | 4.2 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2 \mathrm{~V}$ | 0 |  | 0.5 | 0 |  | 0.5 |  |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $\mathrm{V}_{C C}=4.5 \mathrm{~V}$ | 0 | Q | 1.35 | 0 |  | 1.35 | V |
|  |  | $\mathrm{V}_{C C}=6 \mathrm{~V}$ | 0 | 0 | 1.8 | 0 |  | 1.8 |  |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | 0 |  | $\mathrm{V}_{\text {CC }}$ | V |
|  |  | $\mathrm{V}_{C C}=2 \mathrm{~V}$ | 0 |  | 1000 | 0 |  | 1000 |  |
| $t_{t}$ | Input transition (rise and fall) time | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ | 0 |  | 500 | 0 |  | 500 | ns |
|  |  | $\mathrm{V}_{C C}=6 \mathrm{~V}$ | 0 |  | 400 | 0 |  | 400 |  |
| $\mathrm{T}_{\text {A }}$ | Operating free-air temperature |  | -55 |  | 125 | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


SN54HC652, SN74HC652
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS
SCLS151B - DECEMBER 1982 - REVISED MAY 1997
timing requirements over recommended operating free-air temperature range (unless otherwise noted)

switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | VCC | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | SN54HC652 | SN74HC652 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN MAX | MIN MAX |  |
| $f_{\text {max }}$ |  |  | 2 V | 6 | 10 |  | 4.3 | 5.5 | MHz |
|  |  |  | 4.5 V | 31 | 40 |  | 22 | 27 |  |
|  |  |  | 6 V | 36 | 45 |  | 25 | 31 |  |
| $t_{\text {pd }}$ | CLKBA or CLKAB | A or B | 2 V |  | 65 | 180 | 270 | 225 | ns |
|  |  |  | 4.5 V |  | 18 | 36 | 54 | 45 |  |
|  |  |  | 6 V |  | 14 | 31 | 46 | 38 |  |
|  | $A$ or B | $B$ or $A$ | 2 V |  | 50 | 135 | 205 | 170 |  |
|  |  |  | 4.5 V |  | 14 | 27 | - 41 | 34 |  |
|  |  |  | 6 V |  | 11 | 23 | - 35 | 29 |  |
|  | SBA or SAB $\dagger$ | A or B | 2 V |  | 70 | 190 | 人 285 | 240 |  |
|  |  |  | 4.5 V |  | 20 | 38 | ) 57 | 48 |  |
|  |  |  | 6 V |  | 16 | 32 | $\bigcirc 48$ | 41 |  |
| ten | $\overline{\text { OEBA }}$ or OEAB | A or B | 2 V |  | 85 | 245 | Q 370 | 305 | ns |
|  |  |  | 4.5 V |  | 25 | 49 | 74 | 61 |  |
|  |  |  | 6 V |  | 20 | 42 | 63 | 52 |  |
| $t_{\text {dis }}$ | $\overline{\text { OEBA }}$ or OEAB | $A$ or B | 2 V |  | 50 | 245 | 370 | 305 | ns |
|  |  |  | 4.5 V |  | 23 | 49 | 74 | 61 |  |
|  |  |  | 6 V |  | 20 | 42 | 63 | 52 |  |
| $t_{t}$ |  | Any | 2 V |  | 28 | 60 | 90 | 75 | ns |
|  |  |  | 4.5 V |  | 8 | 12 | 18 | 15 |  |
|  |  |  | 6 V |  | 6 | 10 | 15 | 13 |  |

$\dagger$ These parameters are measured with the internal output state of the storage register opposite that of the bus input.
switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=150 \mathrm{pF}$ (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $V_{C C}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | SN54HC652 | SN74HC652 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN TYP | MAX | MIN MAX | MIN MAX |  |
| $t_{\text {tpd }}$ | CLKBA or CLKAB | $A$ or B | 2 V | 90 | 265 | 400 | 330 | ns |
|  |  |  | 4.5 V | 24 | 53 | 80 | 66 |  |
|  |  |  | 6 V | 18 | 46 | 68 | 57 |  |
|  | A or B | $B$ or $A$ | 2 V | 70 | 220 | 335 | 275 |  |
|  |  |  | 4.5 V | 20 | 44 | - 70 | 55 |  |
|  |  |  | 6 V | 15 | 38 | - 57 | 48 |  |
|  | SBA or SAB $\dagger$ | $A$ or B | 2 V | 80 | 275 | - 415 | 345 |  |
|  |  |  | 4.5 V | 24 | 55 | ) 83 | 69 |  |
|  |  |  | 6 V | 20 | 47 | $\bigcirc \quad 70$ | 60 |  |
| ten | $\overline{\text { OEBA }}$ or OEAB | A or B | 2 V | 100 | 330 | Q 500 | 410 | ns |
|  |  |  | 4.5 V | 33 | 66 | 100 | 82 |  |
|  |  |  | 6 V | 27 | 57 | 85 | 71 |  |
| $t_{t}$ |  | Any | 2 V | 45 | 210 | 315 | 265 | ns |
|  |  |  | 4.5 V | 17 | 42 | 63 | 53 |  |
|  |  |  | 6 V | 13 | 36 | 53 | 43 |  |

$\dagger$ These parameters are measured with the internal output state of the storage register opposite that of the bus input.
operating characteristics, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

|  | PARAMETER | TEST CONDITIONS | TYP | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance | No load | 50 | pF |

## PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


VOLTAGE WAVEFORMS PULSE DURATIONS


VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

| PARAMETER |  | $\mathrm{R}_{\mathrm{L}}$ | $\mathrm{C}_{\mathrm{L}}$ | S1 | S2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ten | tPZH | $1 \mathrm{k} \Omega$ | $\begin{gathered} 50 \mathrm{pF} \\ \text { or } \\ 150 \mathrm{pF} \end{gathered}$ | Open | Closed |
|  | tPZL |  |  | Closed | Open |
| $\mathrm{t}_{\text {dis }}$ | tPHZ | $1 \mathrm{k} \Omega$ | 50 pF | Open | Closed |
|  | tpLZ |  |  | Closed | Open |
| $\mathrm{t}_{\mathrm{pd}}$ or $\mathrm{t}_{\mathrm{t}}$ |  | - | $\begin{gathered} 50 \mathrm{pF} \\ \text { or } \\ 150 \mathrm{pF} \end{gathered}$ | Open | Open |



SETUP AND HOLD AND INPUT RISE AND FALL TIMES


VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. $C_{L}$ includes probe and test-fixture capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 1 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}}=6 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}}=6 \mathrm{~ns}$.
D. For clock inputs, $f_{\max }$ is measured when the input duty cycle is $50 \%$.
E. The outputs are measured one at a time with one input transition per measurement.
F. tpLZ and tPHZ are the same as $t_{\text {dis }}$.
G. $t_{P Z L}$ and $\mathrm{tPZH}_{\mathrm{P}}$ are the same as ten.
H. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

