SN74LVC16646 **16-BIT BUS TRANSCEIVER AND REGISTER** WITH 3-STATE OUTPUTS

SCAS318B - NOVEMBER 1993 - REVISED JULY 1995

 Member of the Texas Instruments Widebus™ Family 		L PACKAGE VIEW)
 EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process 	1DIR 1 1CLKAB 2	56] 10E 55] 1CLKBA
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	1SAB [] 3 GND [] 4	53] ТСЕКВА 54] 1SBA 53] GND
 Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C 	1A1 [5 1A2 [6	52] 1B1 51] 1B2
 Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17 	V _{CC} [7 1A3 [8	
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	1A4 [] 9 1A5 [] 10 GND [] 11	48] 1B4 47] 1B5 46] GND
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages 	1A6 [12 1A7 [13 1A8 [14	45] 1B6 44] 1B7 43] 1B8
description	2A1 [15 2A2 [16 2A3 [17	42 2B1 41 2B2 40 2B3
This 16-bit bus transceiver and register is designed for low-voltage (3.3-V) V _{CC} operation.	GND [18 2A4 [19	39] GND 38] 2B4
The SN74LVC16646 can be used as two 8-bit transceivers or one 16-bit transceiver. The device	2A5 [20 2A6 [21	37] 2B5 36] 2B6
consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for	V _{CC} [22 2A7 [23	35 V _{CC} 34 2B7
multiplexed transmission of data directly from the input bus or from the internal registers.	2A8 24 GND 25 2SAB 26	33] 2B8 32] GND 31] 2SBA

Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74LVC16646.

			JOND
2SAB			2SBA
2CLKAB		30	2CLKBA
2DIR [28	29	2 <mark>0E</mark>

Output-enable (OE) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, may be driven at a time.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or floating data inputs at a valid logic level.

The SN74LVC16646 is characterized for operation from -40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SN74LVC16646 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS318B - NOVEMBER 1993 - REVISED JULY 1995










[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



To Seven Other Channels



SN74LVC16646 **16-BIT BUS TRANSCEIVER AND REGISTER** WITH 3-STATE OUTPUTS

SCAS318B - NOVEMBER 1993 - REVISED JULY 1995
--

	FUNCTION TABLE								
		OPERATION OR FUNCTION							
OE	DIR	CLKAB	CLKBA	SAB	SBA	OPERATION OR FUNCTION			
Х	Х	\uparrow	Х	Х	Х	Input	Unspecified [†]	Store A, B unspecified [†]	
Х	Х	Х	\uparrow	Х	Х	Unspecified [†]	Input	Store B, A unspecified [†]	
н	Х	\uparrow	↑	Х	Х	Input	Input	Store A and B data	
н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage	
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus	
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus	
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus	
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus	

 $^+$ The data output functions may be enabled or disabled by various signals at the $\overline{\mathsf{OE}}$ and DIR inputs. Data input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC} –0.5 V to 4.6 V
Input voltage range, V _I : Except I/O ports (see Note 1) –0.5 V to 4.6 V
I/O ports (see Notes 1 and 2) $\dots \dots \dots$
Output voltage range, V _O (see Notes 1 and 2) –0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} (V _I < 0)
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) ±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$ $\pm 50 \text{ mA}$
Continuous current through V _{CC} or GND ±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package 1 W
DL package 1.4 W
Storage temperature range, T _{stg} –65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the 1994 ABT Advanced BiCMOS Technology Data Book. literature number SCBD002B.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	V
VIH	High-level input voltage	V_{CC} = 2.7 V to 3.6 V	2		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8	V
VI	Input voltage		0	VCC	V
Vo	Output voltage		0	VCC	V
lau	High-level output current $\frac{V_{CC} = 2.7 \text{ V}}{V_{CC} = 3 \text{ V}}$		-12	mA	
ЮН		$V_{CC} = 3 V$		-24	ma
	Low-level output current	$V_{CC} = 2.7 V$		12	mA
IOL	V _{CC} = 3 V			24	IIIA
$\Delta t / \Delta V$	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	v _{cc} †	MIN	TYP‡	MAX	UNIT	
		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2	2			
Maria		10 m A	2.7	2.2			V	
VOH		I _{OH} = -12 mA	3	2.4			V	
		$I_{OH} = -24 \text{ mA}$	3	2				
		I _{OL} = 100 μA	MIN to MAX			0.2		
VOL		I _{OL} = 12 mA	2.7			0.4	V	
	_	I _{OL} = 24 mA	3			0.55		
lj	Control inputs	$V_I = V_{CC}$ or GND	3.6			±5	μΑ	
		V _I = 0.8 V	- 3	75				
II(hold)	A or B ports	$V_{I} = 2 V$		-75			μA	
		V _I = 0 to 3.6 V	3.6			±500		
loz§		$V_{O} = V_{CC}$ or GND	3.6			±10	μΑ	
ICC		$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	3.6			40	μΑ	
∆ICC		One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V			500	μΑ	
Ci	Control inputs	$V_I = V_{CC}$ or GND	3.3		3		pF	
Cio	A or B ports	$V_{O} = V_{CC}$ or GND	3.3		7		pF	

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

[‡] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

§ For I/O ports, the parameter IOZ includes the input leakage current.



timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

			V _{CC} = ± 0.	3.3 V 3 V	V _{CC} =	2.7 V	UNIT
				MAX	MIN	MAX	
fclock	f _{clock} Clock frequency				0	80	MHz
t _w Pulse duration, CLK high or low			4.5		4.5		ns
t _{su}	Setup time, A or B before CLKAB \uparrow or CLKBA \uparrow	Data high or low	5		5		ns
t _h	Hold time, A or B after CLKAB \uparrow or CLKBA \uparrow	Data high or low	0		0		ns


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	TO (OUTPUT)	۷ _{CC} = ± 0.:		V _{CC} =	2.7 V	UNIT
	(INPUT)		MIN	MAX	MIN	MAX	
fmax			100		80		MHz
	A or B	AB or CLKBA	1.5	7		8	
^t pd	CLKAB or CLKBA		1.5	8.5		9.5	ns
	SAB or SBA	1.5	8.5		9.5		
	OE	1	1.5	8		9	
ten	t _{en} A or B	1.5	8		9	ns	
^t dis	ŌE	A or B	1.5	8.5		9.5	
	DIR	AOIB	1.5	8.5		9.5	ns

operating characteristics, V_CC = 3.3 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance per transceiver	Outputs enabled		17	
	Outputs disabled	$C_{L} = 50 \text{ pF}, \text{ f} = 10 \text{ MHz}$	4	p⊦






PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2.5 ns. t_f ≤ 2.5 ns.

- D. The outputs are measured one at a time with one transition per measurement.
- E. $t_{PI,7}$ and t_{PH7} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as tpd.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated