SCBS697G - JULY 1997 - REVISED APRIL 2000

 Members of the Texas Instruments Widebus™ Family 	SN54LVTH16952 WD PACKAGE SN74LVTH16952 DGG OR DL PACKAGE (TOP VIEW)
 State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation 	10EAB [1 56] 10EBA 1CLKAB [2 55] 1CLKBA 1CLKENAB [3 54] 1CLKENBA
 Support Mixed-Mode Signal Operation (5-V	GND [4 53] GND
Input and Output Voltages With 3.3-V V _{CC})	1A1 [5 52] 1B1
 Support Unregulated Battery Operation	1A2 [] 6 51 [] 1B2
Down to 2.7 V	V _{CC} [] 7 50 [] V _{CC}
 Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	1A3 8 49 1B3 1A4 9 48 1B4 1A5 10 47 1B5
 I_{off} and Power-Up 3-State Support Hot	GND [11 46] GND
Insertion	1A6 [12 45] 1B6
 Bus Hold on Data Inputs Eliminates the	1A7 [13 44] 1B7
Need for External Pullup/Pulldown	1A8 [14 43] 1B8
Resistors	2A1 [15 42] 2B1
 Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise 	2A1 [13 42] 2B1 2A2 [16 41] 2B2 2A3 [17 40] 2B3
 Flow-Through Architecture Optimizes PCB	GND [18 39] GND
Layout	2A4 [19 38] 2B4
 Latch-Up Performance Exceeds 500 mA Per	2A5 20 37 2B5
JESD 17	2A6 21 36 2B6
 ESD Protection Exceeds 2000 V Per	V _{CC} [22 35] V _{CC}
MIL-STD-883, Method 3015; Exceeds 200 V	2A7 [23 34] 2B7
Using Machine Model (C = 200 pF, R = 0)	2A8 [24 33] 2B8
 Package Options Include Plastic Shrink	GND [25 32] GND
Small-Outline (DL) and Thin Shrink	2CLKENAB [26 31] 2CLKENBA
Small-Outline (DGG) Packages and 380-mil	2CLKAB [27 30] 2CLKBA
Fine-Pitch Ceramic Flat (WD) Package	2OEAB [28 29] 2OEBA

description

The 'LVTH16952 devices are 16-bit registered transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input, provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

description (continued)

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH16952 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVTH16952 is characterized for operation from -40° C to 85° C.

	OUTPUT									
CLKENAB	CLKAB	OEAB	Α	В						
Н	Х	L	Х	в ₀ ‡						
Х	L	L	Х	в ₀ ‡ в ₀ ‡						
L	\uparrow	L	L	L						
L	\uparrow	L	Н	н						
Х	Х	Н	Х	Z						

FUNCTION TABLE[†]


⁺ A-to-B data flow is shown; B-to-A data flow is similar, but uses CLKENBA, CLKBA, and OEBA.

[‡]Level of B before the indicated steady-state input conditions were established



SCBS697G - JULY 1997 - REVISED APRIL 2000

logic symbol[†]




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCBS697G - JULY 1997 - REVISED APRIL 2000

logic diagram (positive logic)





SCBS697G - JULY 1997 - REVISED APRIL 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (see Note 1) Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	
Voltage range applied to any output in the high state, V _O (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Current into any output in the low state, IO: SN54LVTH16952	
SN74LVTH16952	
Current into any output in the high state, I _O (see Note 2): SN54LVTH16952	
SN74LVTH16952	64 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	
Package thermal impedance, θ_{JA} (see Note 3): DGG package	64°C/W
DL package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			SN54LVTI	H16952	SN74LVT	H16952	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage	2		2		V	
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
ЮН	High-level output current			-24		-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
ТА	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS697G - JULY 1997 - REVISED APRIL 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

D4 D	AMETED	TEAT AA	SN54	LVTH169	52	SN74	LVTH169	52			
PARAMETER		TEST CO	NDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
VIK		V _{CC} = 2.7 V,	lı = –18 mA			-1.2			-1.2	V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V,$	I _{OH} = -100 μA	V _{CC} -0.2			V _{CC} -0.2				
Varia		V _{CC} = 2.7 V,	IOH =8 mA	2.4			2.4			V	
VOH		$V_{CC} = 3 V$	I _{OH} = -24 mA	2						V	
		$v_{CC} = 2 v$	I _{OH} = -32 mA				2				
			I _{OL} = 100 μA			0.2			0.2		
		$V_{CC} = 2.7 V$	I _{OL} = 24 mA			0.5			0.5		
			I _{OL} = 16 mA		c	0.4			0.4	V	
VOL			I _{OL} = 32 mA			0.5			0.5	V	
		$V_{CC} = 3 V$	I _{OL} = 48 mA			0.55					
			I _{OL} = 64 mA						0.55		
η	Control V	V _{CC} = 3.6 V,	$V_{I} = V_{CC}$ or GND			±1			±1	1	
	inputs	V _{CC} = 0 or 3.6 V,	V _I = 5.5 V			10			10		
	A or B ports‡	V _{CC} = 3.6 V	V _I = 5.5 V			20			20	μA	
			$V_I = V_{CC}$			1		5	1		
pons+			$V_{I} = 0$			-5			-5		
loff	•	V _{CC} = 0,	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$						±100	μΑ	
		N 0.V	V _I = 0.8 V	75 75 -75 -75 V		75			μΑ		
ll(hold)	A or B ports	$V_{CC} = 3 V$	V _I = 2 V			-75					
()		V _{CC} = 3.6 V§,	V _I = 0 to 3.6 V			±50			1		
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O = OE = don't care	0.5 V to 3 V,			±100			±100	μA	
IOZPD		$\frac{V_{CC}}{OE} = 1.5 \text{ V to 0, } V_{O} = 0.5 \text{ V to 3 V,}$ OE = don't care				±100			±100	μA	
ICC		V _{CC} = 3.6 V,	Outputs high	Outputs high 0.	0.19			0.19			
		$I_{O} = 0,$	Outputs low			5			5	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19	1		0.19		
∆ICC¶		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$, One input at $V_{CC} - 0.6 \text{ V}$, Other inputs at V_{CC} or GND				0.2			0.2	mA	
Ci		V _I = 3 V or 0			4			4		pF	
Cio		V _O = 3 V or 0		10			10		pF		

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] Unused pins at V_{CC} or GND [§] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.



SCBS697G - JULY 1997 - REVISED APRIL 2000

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54LVTH16952				SN74LVTH16952				
		-		V _{CC} = 3.3 V ± 0.3 V V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT	
				MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency			150		150		150		150	MHz
tw	Pulse duration	CLK high or low	3.3		3.3		3.3		3.3		ns
	0	A or B before CLK	2.6		3.3		1.7		2.5		
t _{su}	Setup time	CLKEN before CLK	2.2		2.8		2		2.8		ns
t _h Hold time	Hold time	A or B after CLK	1		1		0.8		0		
	CLKEN after CLK	1.4		1.5		0.4		0		ns	


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

			SN54LVTH16952									
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	түр†	MAX	MIN	MAX	
f _{max}			150		150		150			150		MHz
^t PLH	CLKBA or	A or B	1.6	5.7		7.4	1.3	2.7	4		4.4	ns
^t PHL	CLKAB	AUB	1.7	6		7	1.3	2.7	4		4.4	115
^t PZH		A or B	0.9	5		7.3	1	2.3	4		4.9	ns
^t PZL	OEBA or OEAB	AUB	1.1	5.2		5.9	1	2.4	4		4.9	115
^t PHZ		A or B	1.7	6.7		7.3	2.1	3.9	5.7		6.2	ns
^t PLZ	OEBA or OEAB	AUB	1.1	5.8		6	2.1	3.5	5.1		5.3	115

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.



SCBS697G - JULY 1997 - REVISED APRIL 2000



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated