# SN54LVTH2952, SN74LVTH2952 <br> 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS <br> WITH 3-STATE OUTPUTS <br> SCBS710D - OCTOBER 1997 - REVISED APRIL 1999 

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Ioff and Power-Up 3-State Support Hot Insertion
- Bus-Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With $3.3-\mathrm{V} \mathrm{V}_{\mathrm{Cc}}$ )
- Support Unregulated Battery Operation Down to 2.7 V
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{C}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Thin Very Small-Outline (DGV) Packages, Ceramic Chip Carriers (FK), and Ceramic (JT) DIPs


## description

These octal bus transceivers and registers are designed specifically for low-voltage (3.3-V) $\mathrm{V}_{\mathrm{CC}}$ operation, but with the capability to provide a TTL interface to a $5-\mathrm{V}$ system environment.

> SN54LVTH2952 . . . JT PACKAGE
> SN74LVTH2952 . . DB, DGV, DW, OR PW PACKAGE (TOP VIEW)


NC - No internal connection

The 'LVTH2952 devices consist of two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input, provided that the clock-enable ( $\overline{\mathrm{CLKENAB}}$ or $\overline{\mathrm{CLKENBA}})$ input is low. Taking the output-enable ( $\overline{\mathrm{OEAB}}$ or $\overline{\mathrm{OEBA}})$ input low accesses the data on either port.
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
When $\mathrm{V}_{\mathrm{CC}}$ is between 0 and 1.5 V , the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V , $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

## SN54LVTH2952, SN74LVTH2952

## 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS

## WITH 3-STATE OUTPUTS

SCBS710D - OCTOBER 1997 - REVISED APRIL 1999

## description (continued)

These devices are fully specified for hot-insertion applications using $\mathrm{I}_{\text {off }}$ and power-up 3 -state. The $\mathrm{I}_{\text {off }}$ circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH2952 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74LVTH2952 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| INPUTS |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: |
| CLKENAB | CLKAB | $\overline{\text { OEAB }}$ | A | B |
| H | X | L | X | $\mathrm{B}_{0} \ddagger$ |
| X | H or L | L | X | $\mathrm{B}_{0} \ddagger$ |
| L | $\uparrow$ | L | L | L |
| L | $\uparrow$ | L | H | H |
| X | X | H | X | Z |

$\dagger$ A-to-B data flow is shown; B-to-A data flow is similar but uses $\overline{\text { CLKENBA, CLKBA, and }} \overline{\text { OEBA }}$.
$\ddagger$ Level of $B$ before the indicated steady-state input conditions were established

## logic symbol§


§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DB, DGV, DW, JT, and PW packages.
logic diagram (positive logic)


Pin numbers shown are for the DB, DGV, DW, JT, and PW packages.

## SN54LVTH2952, SN74LVTH2952 <br> 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS <br> SCBS710D - OCTOBER 1997 - REVISED APRIL 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$


Voltage range applied to any output in the high-impedance

Voltage range applied to any output in the high state, $\mathrm{V}_{\mathrm{O}}$ (see Note 1 ) $\ldots \ldots . \ldots . . .0 .5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Current into any output in the low state, I I : SN54LVTH2952 ..................................... 96 mA
SN74LVTH2952 ...................................... 128 mA
Current into any output in the high state, $\mathrm{I}_{\mathrm{O}}$ (see Note 2): SN54LVTH2952 ......................... 48 mA
SN74LVTH2952 ......................... 64 mA



DGV package .................................... 139²${ }^{\circ}$ /W

PW package ...................................... $120^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $T_{s t g}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This current flows only when the output is in the high state and $\mathrm{V}_{\mathrm{O}}>\mathrm{V}_{\mathrm{CC}}$
3. The package thermal impedance is calculated in accordance with JESD 51.
recommended operating conditions (see Note 4)

|  |  |  | SN54LVTH2952 |  | SN74LVTH2952 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 2.7 | 3.6 | 2.7 | 3.6 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | 2 | $\pm$ | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | - 0.8 |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input voltage |  |  | 5.5 |  | 5.5 | V |
| $\mathrm{IOH}^{\text {O }}$ | High-level output current |  |  | -24 |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low-level output current |  | + | 48 |  | 64 | mA |
| $\Delta \mathrm{t} / \Delta \mathrm{v}$ | Input transition rise or fall rate | Outputs enabled |  | 10 |  | 10 | $\mathrm{ns} / \mathrm{V}$ |
| $\Delta \mathrm{t} / \Delta \mathrm{V}_{\mathrm{CC}}$ | Power-up ramp rate |  | Q 200 |  | 200 |  | $\mu \mathrm{s} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 4: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## SN54LVTH2952, SN74LVTH2952 <br> 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | SN54LVTH2952 |  |  | SN74LVTH2952 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP $\dagger$ | MAX | MIN | TYP $\dagger$ | MAX |  |
| $\mathrm{V}_{\mathrm{IK}}$ |  |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$, | $\mathrm{I}=-18 \mathrm{~mA}$ |  |  | -1.2 |  |  | -1.2 | V |
| VOH |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ to 3.6 V, $\quad \mathrm{IOH}=-100 \mu \mathrm{~A}$ |  | $\mathrm{V}_{\text {CC }}$-0.2 |  |  | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  | v |
|  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$, | $\mathrm{IOH}=-8 \mathrm{~mA}$ | 2.4 |  |  | 2.4 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | $\mathrm{IOH}=-24 \mathrm{~mA}$ | 2 |  |  |  |  |  |  |
|  |  | $\mathrm{IOH}=-32 \mathrm{~mA}$ |  |  |  | 2 |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ |  |  | $\mathrm{V}_{C C}=2.7 \mathrm{~V}$ | $\mathrm{IOL}=100 \mu \mathrm{~A}$ |  |  | 0.2 |  |  | 0.2 | v |
|  |  | $\mathrm{IOL}=24 \mathrm{~mA}$ |  |  |  | 0.5 |  |  | 0.5 |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | $\mathrm{IOL}=16 \mathrm{~mA}$ |  |  | 0.4 |  |  | 0.4 |  |  |
|  |  | $\mathrm{IOL}=32 \mathrm{~mA}$ |  |  | 0.5 |  |  | 0.5 |  |  |
|  |  | $\mathrm{IOL}=48 \mathrm{~mA}$ |  |  | 0.55 |  |  |  |  |  |
|  |  | $\mathrm{IOL}=64 \mathrm{~mA}$ |  |  |  |  |  | 0.55 |  |  |
| 1 | Control inputs |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  |  | $\pm 1$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=0$ or $3.6 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  |  |  | 10 |  |  | 10 |  |
|  | A or B ports $\ddagger$ |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$ | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  | O | 20 |  |  | 20 |  |
|  |  | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ |  |  | A | 1 |  |  | 1 |  |  |
|  |  | $V_{1}=0$ |  |  | 5 | -5 |  |  | -5 |  |  |
| loff |  | $\mathrm{V}_{\mathrm{CC}}=0$, | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=0$ to 4.5 V | $\bigcirc$ |  |  |  |  | $\pm 100$ | $\mu \mathrm{A}$ |  |
| $l^{\prime}$ (hold) | A or B ports | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{I}}=0.8 \mathrm{~V}$ | 75 |  |  | 75 |  |  | $\mu \mathrm{A}$ |  |
|  |  |  | $\mathrm{V}_{\mathrm{I}}=2 \mathrm{~V}$ | -75 |  |  | -75 |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, $\quad \mathrm{V}_{\mathrm{I}}=0$ to 3.6 |  |  |  |  |  |  | $\pm 500$ |  |  |
| IOZPU |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=0 \text { to } 1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V} \text { to } 3 \mathrm{~V}, \\ & \mathrm{OE}=\text { don't care } \end{aligned}$ |  |  |  | $\pm 100^{*}$ |  |  | $\pm 100$ | $\mu \mathrm{A}$ |  |
| IOZPD |  | $\begin{aligned} & \mathrm{V} \mathrm{CC}=1.5 \mathrm{~V} \text { to } 0, \mathrm{~V}_{\mathrm{O}}=0.5 \mathrm{~V} \text { to } 3 \mathrm{~V}, \\ & \mathrm{OE}=\text { don't care } \end{aligned}$ |  |  |  | $\pm 100^{*}$ |  |  | $\pm 100$ | $\mu \mathrm{A}$ |  |
| ICC |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}, \\ & \mathrm{IO}=0, \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \end{aligned}$ | Outputs high |  |  | 0.19 |  |  | 0.19 | mA |  |
|  |  | Outputs low |  |  | 5 |  |  | 5 |  |  |
|  |  | Outputs disabled |  |  | 0.19 |  |  | 0.19 |  |  |
| ${ }^{\Delta l} \mathrm{CCC}^{\text {d }}$ |  |  | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}$ to 3.6 V , One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  |  | 0.2 |  |  | 0.2 | mA |
| $\mathrm{C}_{\mathrm{i}}$ |  |  | $\mathrm{V}_{1}=3 \mathrm{~V}$ or 0 |  | 4 |  |  | 4 |  |  | pF |
| $\mathrm{C}_{\mathrm{i}}$ |  | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ or 0 |  | 9 |  |  | 9 |  |  | pF |  |

* On products compliant to MIL-PRF-38535, this parameter is not production tested.
$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ Unused terminals at $\mathrm{V}_{\mathrm{CC}}$ or GND
§ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.
I This is the increase in supply current for each input that is at the specified TTL voltage level rather than $V_{C C}$ or GND.


## SN54LVTH2952, SN74LVTH2952

## 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS

## WITH 3-STATE OUTPUTS

SCBS710D - OCTOBER 1997 - REVISED APRIL 1999
timing requirement over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

|  |  |  |  |  | N54L | TH2952 |  |  | SN74LV | H2952 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{array}{r} \mathrm{V}_{\mathrm{Cc}} \\ \pm 0 . \end{array}$ | $\begin{aligned} & 3.3 \mathrm{~V} \\ & 3 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {cc }}$ | 2.7 V | $\mathrm{V} \mathrm{CC}$ | $\begin{aligned} & 3.3 \mathrm{~V} \\ & 3 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{Cc}}$ | 2.7 V | UNIT |
|  |  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequ |  |  |  | 150 |  | 150 |  | 150 |  | 150 | MHz |
|  | Pulseduration |  | CLK high | 3.3 |  | 3.3 |  | 3.3 |  | 3.3 |  |  |
| tw | Pulse dura |  | CLK low | 3.3 |  | 3.3 |  | 3.3 |  | 3.3 |  |  |
|  |  | A | Data high | 1.6 |  | -2.2 |  | 1.5 |  | 2.1 |  |  |
|  | Setup time | A or B before CLK | Data low | 1.6 |  | 2.2 |  | 1.5 |  | 2.1 |  |  |
| tsu | Setup time | $\overline{\mathrm{CE}}$ before CLK ${ }^{\text {¢ }}$ | Data high | 1.6 | $\bigcirc$ | 1.9 |  | 1.5 |  | 1.8 |  |  |
|  |  | CE before CLK | Data low | 2 | $\bigcirc$ | 2.6 |  | 1.9 |  | 2.5 |  |  |
|  | Hold time | A or B after CLK $\uparrow$ |  | 1 |  | 0.2 |  | 1 |  | 0.2 |  |  |
| th | Hold time | $\overline{\mathrm{CE}}$ after CLK $\uparrow$ |  | 1.2 |  | 0.2 |  | 1.2 |  | 0.2 |  | ns |

switching characteristics over recommended operating free-air temperature range, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54LVTH2952 |  | SN74LVTH2952 |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  |  |
|  |  |  | MIN MAX | MIN MAX | MIN | TYP† | MAX | MIN | MAX |  |
| $f_{\text {max }}$ |  |  | 150 | 150 | 150 |  |  | 150 |  | MHz |
| tPLH | CLKBA or CLKAB | A or B | 1.24 .8 | 5.5 | 1.3 | 2.9 | 4.6 |  | 5.3 | ns |
| tPHL |  |  | 1.24 .8 | ए 5.5 | 1.3 | 3.1 | 4.6 |  | 5.3 |  |
| tPZH | $\overline{\text { OEBA }}$ or $\overline{\text { OEAB }}$ | A or B | 14.8 | 5.9 | 1.1 | 2.6 | 4.6 |  | 5.8 | ns |
| tPZL |  |  | 14.8 | 5.9 | 1.1 | 3 | 4.6 |  | 5.8 |  |
| tpHZ | $\overline{\text { OEBA }}$ or $\overline{\text { OEAB }}$ | $A$ or B | 1.25 .6 | 6 | 1.3 | 3.6 | 5.4 |  | 5.9 | ns |
| tPLZ |  |  | 1.5 Q 5.4 | 5.6 | 1.6 | 3.6 | 5.1 |  | 5.3 |  |

$\dagger$ All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## PARAMETER MEASUREMENT INFORMATION



| TEST | S1 |
| :---: | :---: |
| tPLH/tPHL | Open |
| tPLZ/tPZL | 6 V |
| tPHZ/tPZH | GND |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TIPRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

