SCBS704D – AUGUST 1997 – REVISED APRIL 1999

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Thin Very Small-Outline (DGV) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Ceramic (JT) DIPs

description

These octal transceivers are designed specifically for low-voltage (3.3-V) $\rm V_{CC}$ operation, but with the capability to provide a TTL interface to a 5-V system environment.


			1
LEBA [1 U	24	Vcc
OEBA [2	23	CEBA
A1 [3	22] B1
A2 🛛	4	21] B2
A3 [5	20] B3
A4 [6	19] B4
A5 [7	18] B5
A6 [8	17] B6
A7 [9	16] B7
A8 [10	15] B8
CEAB	11	14] LEAB
GND [12	13	OEAB

SN54LVTH543 ... JT OR W PACKAGE

SN74LVTH543 . . . DB, DGV, DW, OR PW PACKAGE

(TOD VIEW)

SN54LVTH543 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The 'LVTH543 devices contain two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or OEBA) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (CEAB) input must be low to enter data from A or to output data from B. If CEAB is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using the CEBA, LEBA, and OEBA inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

description (continued)

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.


The SN54LVTH543 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVTH543 is characterized for operation from -40° C to 85° C.

	TONCTION TABLET										
	INPUTS										
CEAB	LEAB	OEAB	Α	В							
Н	Х	Х	Х	Z							
Х	Х	Н	Х	Z							
L	Н	L	Х	в ₀ ‡							
L	L	L	L	L							
L	L	L	Н	н							

FUNCTION TABLET

 [†] A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.
 [‡] Output level before the indicated steady-state input conditions were established

logic symbol§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DGV, DW, JT, PW, and W packages.



SN54LVTH543, SN74LVTH543 3.3-V ABT OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS704D - AUGUST 1997 - REVISED APRIL 1999

logic diagram (positive logic)



To Seven Other Channels

Pin numbers shown are for the DB, DGV, DW, JT, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} –0.5 Input voltage range, V _I (see Note 1)–0.	
Voltage range applied to any output in the high-impedance	5 \/ to 7 \/
or power-off state, V_O (see Note 1) -0.	
Voltage range applied to any output in the high state, V_O (see Note 1)0.5 V to V_O	
Current into any output in the low state, I _O : SN54LVTH543	96 mA
SN74LVTH543	
Current into any output in the high state, I _O (see Note 2): SN54LVTH543	48 mA
SN74LVTH543	
Input clamp current, I _{IK} (V _I < 0)	. –50 mA
Output clamp current, I_{OK} (V _O < 0)	
Package thermal impedance, θ _{JA} (see Note 3): DB package	104°C/W
DGV package	
DW package	
PW package	
Storage temperature range, T _{stg} 65°C	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$. 3. The package thermal impedance is calculated in accordance with JESD 51.



SN54LVTH543, SN74LVTH543 3.3-V ABT OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS704D – AUGUST 1997 – REVISED APRIL 1999

recommended operating conditions (see Note 4)

					SN74LV	UNIT	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2	2	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		4	5.5		5.5	V
ЮН	High-level output current		7	-24		-32	mA
IOL	Low-level output current		DNG	48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	00	10		10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		2 200		200		μs/V
Т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCBS704D - AUGUST 1997 - REVISED APRIL 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		теот о	TEST CONDITIONS			543	SN	74LVTH	543	LINUT	
PAr	RAMETER	IESI C	UNDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
VIK		V _{CC} = 2.7 V,	lı = -18 mA			-1.2			-1.2	V	
$V_{CC} = 2.7$		V _{CC} = 2.7 V to 3.6 V,	I _{OH} = -100 μA	V _{CC} –0	.2		V _{CC} -0	2			
		V _{CC} = 2.7 V,	I _{OH} = –8 mA	2.4			2.4			V	
VOH		V _{CC} = 3 V	I _{OH} = -24 mA	2						V	
		vCC = 3 v	I _{OH} = -32 mA				2				
			I _{OL} = 100 μA			0.2			0.2		
		$V_{CC} = 2.7 V$	I _{OL} = 24 mA			0.5			0.5		
Va			I _{OL} = 16 mA			0.4			0.4	V	
VOL		V _{CC} = 3 V	I _{OL} = 32 mA			0.5			V		
		vCC = 2 v	I _{OL} = 48 mA			0.55					
			I _{OL} = 64 mA		E.			0.55			
	Control inputs	V _{CC} = 3.6 V,	$V_I = V_{CC} \text{ or } GND$		in the second seco	±1			±1		
	Control inputs	V _{CC} = 0 or 3.6 V,	VI = 5.5 V		2	10			10		
l _l A or B po		$V_{CC} = 3.6 V$	VI = 5.5 V		1	20			20	μA	
	A or B ports‡		VI = VCC		2	1			1]	
			$V_{I} = 0$	_5					-5		
loff	off $V_{CC} = 0$,		V_{I} or $V_{O} = 0$ to 4.5 V	Q					±100	μA	
		V = = = 2 V	V _I = 0.8 V	75			75				
I _{l(hold)}	A or B ports	V _{CC} = 3 V	V _I = 2 V	-75			-75			μA	
		V _{CC} = 3.6 V§	V _I = 0 to 3.6 V						±500		
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V _O = OE = don't care	= 0.5 to 3 V,			±100*			±100	μA	
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V _O = OE = don't care	= 0.5 to 3 V,			±100*			±100	μA	
			Outputs high			0.19			0.19		
ICC	$V_{CC} = 3.6 \text{ V}, \text{ I}_{O} = 0,$ $V_{I} = V_{CC} \text{ or GND}$	Outputs low			5			5	mA		
		Outputs disabled	oled 0.19					0.19			
		$V_{CC} = 3 V$ to 3.6 V, On Other inputs at V_{CC} or	ne input at V _{CC} – 0.6 V, GND			0.2			0.2	mA	
Ci		V _I = 3 V or 0			4			4		pF	
C _{io}		V _O = 3 V or 0			9			9		pF	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] Unused terminals are at V_{CC} or GND.

§ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 \P This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SCBS704D - AUGUST 1997 - REVISED APRIL 1999

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54LVTH543				SN74LVTH543					
				= ۷ _{CC} ± 0.:		V _{CC} =	2.7 V	= ۷ _{CC} ± 0.:		V _{CC} =	2.7 V	UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
tw	Pulse duration,	LEAB or LEBA low		3.3		3.3		3.3		3.3		ns
		A or B before	Data high	0.4		0.4		0.4		0.4		
t _{su} Setup time	LEAB or LEBA↑	Data low	1		1.5		1		1.5		ns	
	A or B before CEAB or CEBA↑	Data high	0.2		0.2		0.2		0.2		115	
		Data low	0.7	5	1.2		0.7		1.2			
		A or B after	Data high	1.5	n	0.6		1.5		0.6		
t _h Hold time	LEAB or LEBA	Data low	1.3	301	1.5		1.3		1.5		00	
	A or B after	Data high	1.6	Q	0.5		1.6		0.5		ns	
	CEAB or CEBA↑	Data low	1.4		1.6		1.4		1.6			


switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

				SN54L\	/TH543			SN7	4LVTH	543		
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.3		V _{CC} =	2.7 V	۷c	C = 3.3 ± 0.3 V	V	V _{CC} =	2.7 V	UNIT
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
^t PLH	A or B	B or A	1.2	3.9		4.5	1.3	2.5	3.7		4.3	ns
^t PHL	AUD	BUIA	1.2	3.9		4.5	1.3	2.5	3.7		4.3	115
^t PLH	LE	A or B	1.2	5.1		6.1	1.3	2.9	4.7		5.9	ns
^t PHL	LE	AUB	1.2	5.1	El,	6.1	1.3	2.9	4.7		5.9	115
^t PZH	OE	A or B	1	5.1	EL	6.4	1.1	2.9	4.9		6.2	ns
^t PZL	ÛE	AUB	1	5.1	10	6.4	1.1	3.2	4.9		6.2	115
^t PHZ	OE	A or B	1.9	5.6	1~	6.2	2	3.4	5.3		5.9	ns
^t PLZ	ÛE	AUB	1.9	5.6		6.2	2	3.7	5.3		5.9	115
^t PZH	CE	A or B	1.2	\$5.5		7	1.3	3.2	5.3		6.8	ns
^t PZL	CE	AUB	1.2	5.5		7	1.3	3.5	5.3		6.8	115
^t PHZ	CE	A or B	2.2	5.7		6.2	2.3	3.8	5.4		5.9	ns
^t PLZ	UE UE	AUB	2.2	5.7		5.9	2.3	3.9	5.4		5.6	115

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SCBS704D - AUGUST 1997 - REVISED APRIL 1999



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2.5 ns, t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated