# CD74FCT646 

Data sheet acquired from Harris Semiconductor SCHS261

NOT RECOMMENDED
FOR NEW DESIGNS
DESIGN
Features

- Buffered Inputs
- Typical Propagation Delay: 6.8ns at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$
- Noninverting
- SCR Latchup Resistant BiCMOS Process and Circuit Design
- Speed of Bipolar FAST ${ }^{\text {TM/ }}$ /AS/S
- 64mA Output Sink Current
- Output Voltage Swing Limited to 3.7 V at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$
- Controlled Output Edge Rates
- Input/Output Isolation to $\mathrm{V}_{\mathrm{CC}}$
- BiCMOS Technology with Low Quiescent Power


## Ordering Information

| PART NUMBER | TEMP. <br> RANGE $\left({ }^{\circ} \mathbf{C}\right)$ | PACKAGE | PKG. <br> NO. |
| :--- | :---: | :--- | :--- |
| CD74FCT646EN | 0 to 70 | 24 Ld PDIP | E24.3 |
| CD74FCT646M | 0 to 70 | 24 Ld SOIC | M24.3 |
| CD74FCT646SM | 0 to 70 | 24 Ld SSOP | M24.209 |

NOTE: When ordering the suffix M and SM packages, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

## Description

The CD74FCT646 three-state octal bus transceiver/register uses a small geometry BiCMOS technology. The output stage is a combination of bipolar and CMOS transistors that limits the output HIGH level to two diode drops below $\mathrm{V}_{\mathrm{CC}}$. This resultant lowering of output swing ( 0 V to 3.7 V ) reduces power bus ringing (a source of EMI) and minimizes $\mathrm{V}_{\mathrm{CC}}$ bounce and ground bounce and their effects during simultaneous output switching. The output configuration also enhances switching speed and is capable of sinking 64 milliamperes.

This device is a bus transceiver with D-Type flip-flops which act as internal storage registers on the LOW to HIGH transition of either CAB or CBA clock inputs. Output Enable ( $\overline{\mathrm{OE}}$ ) and Direction (DIR) inputs control the transceiver functions. Data present at the high impedance output can be stored in either register or both but only one of the two buses can be enabled as outputs at any one time. The Select controls (SAB and SBA) can multiplex stored and transparent (real time) data. The Direction control determines which data bus will receive data when the Output Enable $(\overline{\mathrm{OE}})$ is LOW. In the high impedance mode (Output Enable HIGH), A data can be stored in one register and $B$ data can be stored in the other register. The clocks are not gated with the Direction (DIR) and Output Enable ( $\overline{\mathrm{OE}}$ ) terminals; data at the A or B terminals can be clocked into the storage flip-flops at any time.

Pinout
CD74FCT646
(PDIP, SOIC, SSOP)
TOP VIEW


## Functional Diagram



TRUTH TABLE (Note 1)

| INPUTS |  |  |  |  |  | DATA I/O (Note 2) |  | OPERATION OR FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OE | DIR | CAB | CBA | SAB | SBA | A0 THRU A7 | B0 THRU B7 | CD74FCT646 |
| X <br> X | X <br> X | ¢ x | ¢ | $\begin{aligned} & \hline X \\ & X \end{aligned}$ | $\begin{aligned} & \hline X \\ & X \end{aligned}$ | Input <br> Not Specified | Not Specified Input | Store A, B Unspecified Store B, A Unspecified |
| $\begin{aligned} & \hline \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \hline X \\ & x \end{aligned}$ | $\begin{gathered} \uparrow \\ \mathrm{H} \text { or } \mathrm{L} \end{gathered}$ | $\begin{gathered} \uparrow \\ \mathrm{H} \text { or } \mathrm{L} \end{gathered}$ | $\begin{aligned} & \hline X \\ & X \end{aligned}$ | $\begin{aligned} & \hline X \\ & x \end{aligned}$ | Input | Input | Store A and B Data Isolation, Hold Storage |
| L | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | X <br> X | $\begin{gathered} \mathrm{X} \\ \mathrm{H} \text { or } \mathrm{L} \end{gathered}$ | $\begin{aligned} & \hline X \\ & x \end{aligned}$ | $\begin{aligned} & \hline \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | Output | Input | Real Time B Data to A Bus Stored B Data to A Bus |
| L | $\begin{aligned} & \hline \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{gathered} \mathrm{X} \\ \mathrm{H} \text { or } \mathrm{L} \end{gathered}$ | $\begin{aligned} & \hline X \\ & X \end{aligned}$ | $\begin{aligned} & \hline \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \hline X \\ & x \end{aligned}$ | Input | Output | Real Time A Data to B Bus Stored A Data to B Bus |

NOTES:

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

L = LOW Voltage Level
$\uparrow=$ Transition from Low to High
$X=$ Immaterial
2. The data output functions may be enabled or disabled by various signals at the $\overline{\mathrm{OE}}$ and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low to high transition of the clock inputs. To prevent excess currents in the high $Z$ modes, all I/O terminals should be terminated with $10 \mathrm{k} \Omega$ resistors.

IEC Logic Symbol


## CD74FCT646

## Absolute Maximum Ratings


DC Diode Current, $\mathrm{I}_{\mathrm{IK}}$ (For $\mathrm{V}_{\mathrm{L}}<-0.5 \mathrm{~V}$ ) . . . . . . . . . . . . . . . . . . . 20 mA

DC Output Sink Current per Output Pin, IO . . . . . . . . . . . . . . . . 70 mA
DC Output Source Current per Output Pin, IO . . . . . . . . . . . . -30mA
DC V ${ }_{\text {CC }}$ Current (IcC) ....................................... 140 mA
DC Ground Current (IGND). . . . . . . . . . . . . . . . . . . . . . . . . . . . 528mA

## Thermal Information

| Thermal Resistance (Typical, Note 3) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: |
| PDIP Package | 75 |
| SOIC Package | 75 |
| SSOP Package | 125 |
| Maximum Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Maximum Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering 10s) (SOIC and SSOP-Lead Tips Only) | $.300^{\circ} \mathrm{C}$ |

## Operating Conditions

| Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}$. | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Supply Voltage Range, $\mathrm{V}_{\text {cc }}$ | 75 V to 5.25 V |
| DC Input Voltage, $\mathrm{V}_{1}$ | 0 to $\mathrm{V}_{\text {CC }}$ |
| DC Output Voltage, V ${ }_{\text {O }}$ | 0 to $\leq \mathrm{V}_{\mathrm{CC}}$ |
|  | to $10 \mathrm{~ns} /{ }^{\text {l }}$ |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:
3. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications Commercial Temperature Range $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}} \mathrm{Max}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}} \mathrm{Min}=4.75 \mathrm{~V}$ (Note 6)

| PARAMETER | SYMBOL | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | AMBIENT TEMPERATURE ( $\mathrm{T}_{\text {A }}$ ) |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $25^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ TO $70^{\circ} \mathrm{C}$ |  |  |
|  |  | $\mathrm{V}_{1}(\mathrm{~V})$ | $l_{0}(\mathrm{~mA})$ |  | MIN | MAX | MIN | MAX |  |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  |  | 4.75 to 5.25 | 2 | - | 2 | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\text {IL }}$ |  |  | 4.75 to 5.25 | - | 0.8 | - | 0.8 | V |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$ | -15 | Min | 2.4 | - | 2.4 | - | V |
| Low Level Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$ | 64 | Min | - | 0.55 | - | 0.55 | V |
| High Level Input Current | $\mathrm{I}_{\mathrm{H}}$ | $\mathrm{V}_{\text {CC }}$ |  | Max | - | 0.1 | - | 1 | $\mu \mathrm{A}$ |
| Low Level Input Current | IIL | GND |  | Max | - | -0.1 | - | -1 | $\mu \mathrm{A}$ |
| Three-State Leakage Current | l OZH | $\mathrm{V}_{\mathrm{CC}}$ |  | Max | - | 0.5 | - | 10 | $\mu \mathrm{A}$ |
|  | lozl | GND |  | Max | - | -0.5 | - | -10 | $\mu \mathrm{A}$ |
| Input Clamp Voltage | $\mathrm{V}_{\text {IK }}$ | $\mathrm{V}_{\mathrm{CC}}$ or GND | -18 | Min | - | -1.2 | - | -1.2 | V |
| Short Circuit Output Current (Note 4) | IOS | $\begin{gathered} \mathrm{V}_{\mathrm{O}}=0 \\ \mathrm{~V}_{\mathrm{CC}} \text { or } \\ \text { GND } \end{gathered}$ |  | Max | -60 | - | -60 | - | mA |
| Quiescent Supply Current, MSI | ICC | $V_{C C}$ or GND | 0 | Max | - | 8 | - | 80 | $\mu \mathrm{A}$ |
| Additional Quiescent Supply Current per Input Pin TTL Inputs High, 1 Unit Load | $\Delta^{\text {CC }}$ | $\begin{gathered} 3.4 \mathrm{~V} \\ (\text { Note 5) } \end{gathered}$ |  | Max | - | 1.6 | - | 1.6 | mA |

NOTES:
4. Not more than one output should be shorted at one time. Test duration should not exceed 100 ms .
5. Inputs that are not measured are at $\mathrm{V}_{\mathrm{CC}}$ or GND.
6. FCT Input Loading: All inputs are 1 unit load. Unit load is $\Delta \mathrm{I}_{\mathrm{CC}}$ limit specified in Electrical Specifications table, e.g., 1.6 mA Max. at $70^{\circ} \mathrm{C}$.

## CD74FCT646

Switching Specifications Over Operating Range FCT Series $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=2.5 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}$ (Figure 1) (Note 7)

| PARAMETER | SYMBOL | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | $25^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C} \mathrm{TO} 70^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | MIN | MAX |  |
| Propagation Delays <br> Store $\mathrm{An} \rightarrow \mathrm{Bn}$, Store $\mathrm{Bn} \rightarrow \mathrm{An}, \mathrm{An} \rightarrow \mathrm{Bn}, \mathrm{Bn} \rightarrow \mathrm{An}$ | ${ }_{\text {tPLH }}$, $\mathrm{t}_{\text {PHL }}$ | $\begin{gathered} \text { (Note 8) } \\ 5 \end{gathered}$ | 6.8 | 2 | 9 | ns |
| Select to Data | $\mathrm{tPLH} \mathrm{t}_{\text {PHL }}$ | 5 | 8.3 | 2 | 11 | ns |
| Output Enable to Output | $\mathrm{t}_{\text {PZL }}, \mathrm{t}_{\text {PZ }}$ | 5 | 10.5 | 2 | 14 | ns |
| Output Disable to Output | $t_{\text {PLZ }}$, tPHZ | 5 | 6.8 | 2 | 9 | ns |
| Power Dissipation Capacitance | CpD (Note 8) | - | - | - | - | pF |
| Minimum (Valley) $\mathrm{V}_{\mathrm{OHV}}$ During Switching of Other Outputs (Output Under Test Not Switching) | $\mathrm{V}_{\mathrm{OHV}}$ | 5 | 0.5 | - | - | V |
| Maximum (Peak) $\mathrm{V}_{\text {OLP }}$ During Switching of Other Outputs (Output Under Test Not Switching) | V OLP | 5 | 1 | - | - | V |
| Input Capacitance | $\mathrm{Cl}_{1}$ | - | - | - | 10 | pF |
| Input/Output Capacitance | $\mathrm{Cl}_{1 / \mathrm{O}}$ | - | - | - | 15 | pF |

NOTES:
7. 5 V : Minimum is at 5.25 V for $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$, Maximum is at 4.75 V for $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$, Typical is at 5 V .
8. $\mathrm{C}_{P D}$, measured per flip-flop, is used to determine the dynamic power consumption. $P_{D}($ per package $)=V_{C C} I_{C C}+\Sigma\left(V_{C C}{ }^{2} f_{I} C_{P D}+V_{O}{ }^{2} f_{O} C_{L}+V_{C C} \Delta I_{C C} D\right)$ where:
$\mathrm{V}_{\mathrm{CC}}=$ supply voltage
$\mathrm{I}_{\mathrm{CC}}=$ flow through current x unit load
$\mathrm{C}_{\mathrm{L}}=$ output load capacitance
$\mathrm{D}=$ duty cycle of input high
$\mathrm{f}_{\mathrm{O}}=$ output frequency
$f_{l}=$ input frequency
Prerequisite For Switching

| PARAMETER | SYMBOL | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | $25^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ TO $70^{\circ} \mathrm{C}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | MIN | MAX |  |
| Maximum Frequency | $\mathrm{f}_{\mathrm{MAX}}$ |  | - | 85 | - | ns |
| Data to Clock Setup Time | tsu | 5 | - | 4 | - | ns |
| Data to Clock Hold Time | $t_{H}$ | 5 | - | 2 | - | ns |
| Clock Pulse Width | tw | 5 | - | 6 | - | ns |

NOTE:
9. 5 V : Minimum is at 4.75 V for $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$, Typical is at 5 V .

## Test Circuits and Waveforms



NOTE:
10. Pulse Generator for All Pulses: Rate $\leq 1.0 \mathrm{MHz} ; \mathrm{Z}_{\mathrm{OUT}} \leq 50 \Omega$; $\mathrm{t}_{\mathrm{f}}, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}$.

FIGURE 1. TEST CIRCUIT


FIGURE 2. SETUP, HOLD, AND RELEASE TIMING


FIGURE 4. ENABLE AND DISABLE TIMING

SWITCH POSITION

| TEST | SWITCH |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{PLZ}}, \mathrm{t}_{\mathrm{PZL}}$, Open Drain | Closed |
| $\mathrm{t}_{\mathrm{PHZ}}, \mathrm{t}_{\mathrm{PZH}}, \mathrm{t}_{\mathrm{PLH}}, \mathrm{t}_{\mathrm{PHL}}$ | Open |

DEFINITIONS:
$C_{L}=$ Load capacitance, includes jig and probe
capacitance.
$R_{T}=$ Termination resistance, should be equal to $Z_{\text {OUT }}$ of the Pulse Generator.
$\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ to 3 V .
Input: $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=2.5 \mathrm{~ns}$ ( $10 \%$ to $90 \%$ ), unless otherwise specified


FIGURE 3. PULSE WIDTH


FIGURE 5. PROPAGATION DELAY

## Test Circuits and Waveforms (Continued)



NOTES:
11. $\mathrm{V}_{\mathrm{OLP}}$ is measured with respect to a ground reference near the output under test. $\mathrm{V}_{\mathrm{OHV}}$ is measured with respect to $\mathrm{V}_{\mathrm{OH}}$.
12. Input pulses have the following characteristics:
$P_{R R} \leq 1 \mathrm{MHz}, t_{r}=2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}}=2.5 \mathrm{~ns}$, skew 1 ns .
13. R.F. fixture with 700 MHz design rules required. IC should be soldered into test board and bypassed with $0.1 \mu \mathrm{~F}$ capacitor. Scope and probes require 700 MHz bandwidth.

FIGURE 6. SIMULTANEOUS SWITCHING TRANSIENT WAVEFORMS

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with Tl's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

