- Members of the Texas Instruments Widebus ${ }^{\text {TM }}$ Family
- A-Port Outputs Have Equivalent $25-\Omega$ Series Resistors, So No External Resistors Are Required
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Typical $\mathrm{V}_{\text {OLP }}$ (Output Ground Bounce) $<1 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Distributed $\mathrm{V}_{\mathrm{CC}}$ and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ( $\mathrm{C}=200 \mathrm{pF}, \mathrm{R}=0$ )
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and Shrink Small-Outline (DL) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings


## description

The 'ABT162245 devices are 16-bit noninverting 3 -state transceivers designed for synchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.
These devices can be used as two 8 -bit transceivers or one 16-bit transceiver. They allow data transmission from the $A$ bus to the $B$ bus or from the $B$ bus to the $A$ bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{\mathrm{OE}}$ ) input can be used to disable the device so that the buses are effectively isolated.

The A-port outputs, which are designed to source or sink up to 12 mA , include equivalent $25-\Omega$ series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{OE}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT162245 is characterized for operation over the full military temperature range of $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$. The SN74ABT162245 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

| FUNCTION TABLE <br> (each 8-bit section) |
| :---: |
| INPUTS  OPERATION <br> $\overline{\mathrm{OE}}$ DIR  <br> L L B data to A bus <br> L H A data to B bus <br> H X Isolation |

logic symbol $\dagger$

$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)


absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Input voltage range, $\mathrm{V}_{\mathrm{I}}$ (except I/O ports) (see Note 1) ........................................ -0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, $\mathrm{V}_{\mathrm{O}} \ldots \ldots . \ldots . . . . .$.
Current into any output in the low state, $\mathrm{I}_{\mathrm{O}}:$ SN54ABT162245 (B port) ................................ 96 mA
SN74ABT162245 (B port) ............................... 128 mA
SN54/74ABT162245 (A port) ............................. 30 mA
Input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{I}}<0\right)$......................................................................... 18 mA

Package thermal impedance, $\theta_{\mathrm{JA}}$ (see Note 2):DGG package ..................................... $89^{\circ} \mathrm{C} / \mathrm{W}$
DGV package ....................................... $93^{\circ} \mathrm{C} / \mathrm{W}$
DL package .......................................... $94^{\circ} \mathrm{C} / \mathrm{W}$

$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 3)

|  |  |  | SN54ABT162245 |  | SN74ABT162245 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 4.5 | 5.5 | 4.5 | 5.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage |  | 2 |  | 2 |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  |  | 0.8 |  | 0.8 | V |
| $\mathrm{V}_{1}$ | Input voltage |  | 0 | $\mathrm{V}_{\mathrm{CC}}$ | 0 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| ${ }^{\mathrm{IOH}}$ | High-level output current | B port |  | -24 |  | -32 | mA |
|  |  | A port |  | -12 |  | -12 |  |
| ${ }^{\text {IOL}}$ | Low-level output current | B port |  | 48 |  | 64 | mA |
|  |  | A port |  | 12 |  | 12 |  |
| $\Delta \mathrm{t} / \Delta \mathrm{v}$ | Input transition rise or fall rate | Outputs enabled |  | 10 |  | 10 | ns/V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature |  | -55 | 125 | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |

NOTE 3: All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)


* On products compliant to MIL-PRF-38535, this parameter does not apply.
$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
$\ddagger$ This limit applies only to the SN74ABT162245.
§ The parameters IOZH and IOZL include the input leakage current.
I Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
\# This is the increase in supply current for each input that is at the specified TTL voltage level rather than $V_{C C}$ or GND.
switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |  |  | SN54ABT162245 |  | SN74ABT162245 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX | MIN | MAX |  |
| tPLH | A | B | 1 | 2.2 | 3.4 | 1 | 4.1 | 1 | 3.9 | ns |
| tPHL |  |  | 1 | 2.3 | 3.7 | 1 | 4.4 | 1 | 4.2 |  |
| tPLH | B | A | 1 | 2.7 | 4.1 | 1 | 4.9 | 1 | 4.6 | ns |
| tphL |  |  | 1.5 | 3.1 | 4.6 | 1.5 | 5.2 | 1.5 | 5.1 |  |
| tPZH | $\overline{\mathrm{OE}}$ | B | 1 | 3.6 | 5.2 | 1 | 6.4 | 1 | 6.3 | ns |
| tPZL |  |  | 1 | 3.7 | 5.4 | 1 | 6.5 | 1 | 6.4 |  |
| tPHZ | $\overline{\mathrm{OE}}$ | B | 2 | 4.4 | 5.8 | 2 | 6.4 | 2 | 6.3 | ns |
| tPLZ |  |  | 1.5 | 3.3 | 4.7 | 1.5 | 5.6 | 1.5 | 5.2 |  |
| tPZH | $\overline{\mathrm{OE}}$ | A | 1.5 | 4.1 | 6 | 1.5 | 7.2 | 1.5 | 7.1 | ns |
| tPZL |  |  | 1.5 | 4.3 | 6.1 | 1.5 | 7.3 | 1.5 | 7 |  |
| tPHZ | $\overline{\mathrm{OE}}$ | A | 2 | 4.5 | 6.1 | 2 | 6.8 | 2 | 6.6 | ns |
| tPLZ |  |  | 1.5 | 3.7 | 5.1 | 1.5 | 6.1 | 1.5 | 5.7 |  |

## PARAMETER MEASUREMENT INFORMATION



| TEST | S 1 |
| :---: | :---: |
| $\mathrm{tPLH}^{\prime} / \mathrm{tPHL}$ | Open |
| $\mathrm{t}^{\mathrm{t} L Z} / \mathrm{t} \mathrm{PZL}$ | 7 V |
| $\mathrm{t}_{\mathrm{PHZ}} / \mathrm{tPZH}$ | Open |


VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. $\mathrm{C}_{\mathrm{L}}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent Tl deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

Tl assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

