SN54ABTH245, SN74ABTH245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS663D - APRIL 1996 - REVISED SEPTEMBER 1999

- State-of-the-Art *EPIC-*II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- I_{off} and Power-Up 3-State Support Hot Insertion
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Thin Very Small-Outline (DGV) Packages, Ceramic Chip Carriers (FK), Plastic (N) and Ceramic (J) DIPs, and Ceramic Flat (W) Package

(TOP VIEW)									
DIR [1	\cup_{20}	<u>vcc</u>						
A1 [2	19] <u>oe</u>						
A2 [3	18] B1						
A3 [4	17] B2						
A3 [A4 [5	16] ВЗ						
A5 [6	15] в4						
A6 [7	14] B5						
A7 [8	13] B6						
A8 [9	12] в7						
GND [10	11	B 8						

SN54ABTH245 ... J OR W PACKAGE SN74ABTH245 ... DB, DGV, DW, N, OR PW PACKAGE

SN54ABTH245 . . . FK PACKAGE (TOP VIEW)



description

These octal bus transceivers are designed for asynchronous communication between data buses. The devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ABTH245 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABTH245 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC-IIB is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warrantly. Production processing does not necessarily include testing of all parameters.




FUNCTION TABLE							
INP	UTS						
OE	DIR	OPERATION					
L	L	B data to A bus					
L	Н	A data to B bus					
Н	Х	Isolation					

logic symbol[†]



 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range, V _I (except I/O ports) (see Note 1)	
Voltage range applied to any output in the high or power	
Current into any output in the low state, IO: SN54ABTH	
	245 128 mA
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 2): DB pack	age
DGV pa	ckage 92°C/W
DW pac	kage 58°C/W
N packa	ge 69°C/W
PW pac	kage 83°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 3)

		SN54ABTH245		SN74ABTH245		UNIT
		MIN	MIN MAX		MIN MAX	
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
VIL	Low-level input voltage		0.8		0.8	V
VI	Input voltage	0	VCC	0	VCC	V
ЮН	High-level output current		-24		-32	mA
IOL	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		5		5	ns/V
Δt/ΔV _{CC}	Power-up ramp rate			200		μs/V
TA	Operating free-air temperature	-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER VIK		TEST CONDITIONS		T _A = 25°C			SN54ABTH245		SN74ABTH245		
				MIN TYP [†]		MAX	MIN	MAX	MIN	MAX	UNIT
		V _{CC} = 4.5 V,	lj = -18 mA			-1.2		-1.2		-1.2	V
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5		v
Vari		V _{CC} = 5 V,	$I_{OH} = -3 \text{ mA}$	3			3		3		
VOH			I _{OH} = -24 mA	2			2				
		V _{CC} = 4.5 V	I _{OH} = -32 mA	2*					2		
VOL		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	v
V _{hys}					100						mV
lj –	Control inputs	$V_{CC} = 0$ to 5.5 V,	$V_I = V_{CC} \text{ or } GND$			±1		±1		±1	μA
	A or B ports	V _{CC} = 2.1 V to 5.5 V,	$V_I = V_{CC} \text{ or } GND$			±20		±100		±20	1
L.a			V _I = 0.8 V	100			100		100		
l(hold)		V _{CC} = 4.5 V	V _I = 2 V	-100			-100		-100		μA
IOZPU		$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V}, \overline{OB}$	Ē = X			±50**		±50**		±50	μA
I _{OZPD}		$V_{CC} = 2.1 \text{ V to 0},$ $V_{O} = 0.5 \text{ V to 2.7 V}, \overline{OP}$	Ē = X			±50**		±50**		±50	μA
loff		V _{CC} = 0,	$V_{I} \text{ or } V_{O} \leq 4.5 \text{ V}$			±100				±100	μΑ
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μA
10‡		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-140	-180	-50	-180	-50	-180	mA
	A or B ports $V_{CC} = 5.5 V_{IO} = 0, V_{I} = V_{CC} \text{ or }$	$V_{CC} = 5.5 V_{.}$	Outputs high		5	250		250		250	μA
ICC		IO = 0,	Outputs low		22	30		30		30	mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled		1	250		250		250	μA
	Dete insute	V _{CC} = 5.5 V, One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5	mA
∆ICC§	Data inputs	Other inputs at V _{CC} or GND	Outputs disabled			1.5		1.5		1.5	mA
	Control inputs	V_{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				1.5		1.5		1.5	mA
Ci	Control inputs	VI = 2.5 V or 0.5 V			4						pF
Cio	A or B ports	V _O = 2.5 V or 0.5 V			8						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

** On products compliant to MIL-PRF-38535, this parameter is not production tested.

[†] All typical values are at $V_{CC} = 5$ V.

[‡]Not more than one output should be tested at a time, and the duration of the test should not exceed one second.


§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABTH245		SN74ABTH245		UNIT
		(001101)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	A or B	B or A	1	2	3.2	0.8	3.8	1	3.6	ns
^t PHL		BUIA	1	2.6	3.5	0.8	4.2	1	3.9	
^t PZH	OE	A or B	2	3.5	4.5	1.2	6.2	2	5.6	ns
^t PZL			1.9	4	5.3	1.3	7	1.9	6.2	
^t PHZ	OE	A or B	2.2	4.4	5.4	2.2	6.1	2.2	5.9	ns
^t PLZ			1.5	3	4	1	4.9	1.5	4.5	
^t sk(o)					0.5				0.5	ns





PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns. D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated