SCBS260L - JUNE 1993 - REVISED MARCH 2000

- **Members of the Texas Instruments** Widebus™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V **Operation and Low Static-Power** Dissipation
- A-Port Outputs Have Equivalent 22- Ω Series Resistors, So No External Resistors Are Required
- **Support Mixed-Mode Signal Operation** (5-V Input and Output Voltages With 3.3-V V_{CC})
- **Support Unregulated Battery Operation** Down to 2.7 V
- **Typical V_{OLP} (Output Ground Bounce)** <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Ioff and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- Distributed V_{CC} and GND Pins Minimize **High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II (SN74LVTH162245A Only)
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101) (SN74LVTH162245A Only)
- **Package Options Include Plastic Shrink** Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

NOTE: For tape and reel order entry:

The DGGR package is abbreviated to GR.

description

The SN54LVTH162245 and SN74LVTH162245A devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.



testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include

STRUMENTS

SN54LVTH162245 . . . WD PACKAGE SN74LVTH162245A . . . DGG OR DL PACKAGE (TOP VIEW)

		$\overline{}$		1
1DIR	1	O	48	10E
1B1 [2		47] 1A1
1B2 [46] 1A2
GND [4		45	GND
1B3			44] 1A3
1B4	6		43] 1A4
v _{cc} [42	□ v _{cc}
1B5	1		41	1A5
1B6			40	1A6
GND	10		39	GND
1B7	1		38	1A7
1B8	12		37	1A8
2B1	13		36	2A1
2B2 [14		35	2A2
GND [15		34	GND
2B3	16		33	2A3
2B4	17		32	2A4
v _{cc} [31	□ v _{cc}
2B5				2A5
2B6			29	2A6
GND			28	GND
2B7	1		27	2A7
2B8			26	2 <u>A8</u>
2DIR	24		25	2 <mark>0E</mark>
	_			l

SCBS260L - JUNE 1993 - REVISED MARCH 2000

description (continued)

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent 22- Ω series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.


The SN54LVTH162245 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVTH162245A is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each 8-bit section)

· ,									
INPUTS		OPERATION							
OE	DIR	OPERATION							
L	L	B data to A bus							
L	Н	A data to B bus							
Н	Χ	Isolation							




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCBS260L – JUNE 1993 – REVISED MARCH 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}
or power-off state, V _O (see Note 1)
Voltage range applied to any output in the high state, V _O (see Note 1)
Current into any output in the low state, I _O : SN54LVTH162245 (B port)
SN74LVTH162245A (B port)
A port 30 mA
Current into any output in the high state, I _O (see Note 2): SN54LVTH162245 (B port)
SN74LVTH162245A (B port) 64 mA
A port 30 mA
Input clamp current, I _{IK} (V _I < 0)
Output clamp current, I_{OK} ($V_O < 0$)
Package thermal impedance, θ _{JA} (see Note 3): DGG package
DL package 63°C/W
Storage temperature range, T _{stq} –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 - 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVTH	162245	SN74LVTH1	UNIT		
			MIN	MAX	MIN	MAX	UNII
Vcc	V _{CC} Supply voltage				2.7	3.6	V
VIH	High-level input voltage		2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
lou	High-level output current	A port		-12		-12	mA
ЮН	r light-level output current	B port		-24		-32	IIIA
lou	Low-level output current	A port		12		12	mA
IOL Lo	Low-level output current	B port		48		64	IIIA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate				200	·	μs/V
T _A	Operating free-air temperature			125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS260L - JUNE 1993 - REVISED MARCH 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54L	VTH1622	245	SN74LV				
				MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT	
VIK		$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V	
A port	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0.2			V _{CC} -0.2					
	V _{CC} = 3 V,	$I_{OH} = -12 \text{ mA}$	2			2					
\/a		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0.2			V _{CC} -0.2			V	
VOH	D nort	$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4				
	B port		I _{OH} = -24 mA	2							
		VCC = 3 V	I _{OH} = -32 mA				2				
	A nort	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OL} = 100 μA			0.2			0.2		
	A port	V _{CC} = 3 V,	I _{OL} = 12 mA			0.8			0.8		
		V27V	I _{OL} = 100 μA			0.2			0.2		
\/a.		V _{CC} = 2.7 V	I _{OL} = 24 mA			0.5			0.5	V	
VOL	D nort		I _{OL} = 16 mA			0.4			0.4	V	
	B port	VCC = 3 V	I _{OL} = 32 mA			0.5			0.5		
			I _{OL} = 48 mA			0.55					
			I _{OL} = 64 mA						0.55		
	Control	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1		
	inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V			10			10		
l _l		V _{CC} = 3.6 V	V _I = 5.5 V			20			20	μΑ	
	A or B ports‡		$V_I = V_{CC}$			5			5		
	porto		V _I = 0			-10			-10		
l _{off}		$V_{CC} = 0$,	V_{I} or $V_{O} = 0$ to 4.5 V						±100	μΑ	
		VCC = 3 V	V _I = 0.8 V	75			75				
I _I (hold)	A or B ports	ACC = 2 A	V _I = 2 V	-75			-75			μΑ	
		V _{CC} = 3.6 V§,	$V_{I} = 0 \text{ to } 3.6 \text{ V}$						±500		
lozpu		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, $V_{O} = 0$	0.5 V to 3 V,			±100*			±100	μΑ	
l _{OZPD}		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V_{O} = OE = don't care	= 0.5 V to 3 V,			±100*			±100	μΑ	
$\begin{array}{c} I_{CC} & I_{O} = 0, \\ V_{I} = V_{CC} \text{ or GND} & Output \end{array}$		Vcc = 3,6 V.	Outputs high	0.1		0.19	0.19				
		$I_O = 0$, Outputs low				5			5	mA	
		Outputs disabled			0.19			0.19			
		V _{CC} = 3 V to 3.6 V, On Other inputs at V _{CC} or				0.3			0.2	mA	
Ci		V _I = 3 V or 0			4			4		pF	
Cio		V _O = 3 V or 0			10			10		pF	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] Unused pins at V_{CC} or GND.

§ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SCBS260L - JUNE 1993 - REVISED MARCH 2000


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	SN54LVTH162245				SN74LVTH162245A						
PARAMETER	FROM (INPUT)		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP [†]	MAX	MIN	MAX		
t _{PLH}	А	В	1	3.5		4	1	2.3	3.3		3.7	ns	
t _{PHL}	A	Ь	1	3.5		3.9	1	2.2	3.3		3.5	115	
t _{PLH}	В	А	1	4.3		5.3	1	2.8	4		4.6	ns	
t _{PHL}	В	A	1	4.2		4.5	1	2.5	3.4		3.6	115	
^t PZH	ŌĒ	ŌĒ	В	1	4.8		5.9	1	2.8	4.6		5.4	ns
t _{PZL}			В	1	4.8		5.5	1	3	4.6		5.2	115
^t PZH		ŌĒ	А	1	5.5		7.2	1	3.3	5.3		6.3	ns
t _{PZL}	OE	Λ	1	5.4		6.4	1	3.3	5.1		5.8	115	
^t PHZ	ŌĒ	В	1.5	5.5		5.8	1.5	3.8	5.2		5.5	ns	
t _{PLZ}	l OE	В	1.5	5.5		5.8	1.5	3.5	5.1		5.4	115	
^t PHZ	ŌĒ	А	1.5	5.8		6.5	1.5	4	5.6		5.9	ns	
^t PLZ		A	1.2	6.3		6.3	1.5	3.8	5.5		5.5	115	
tsk(o)									0.5			ns	

 $^{^{\}dagger}$ All typical values are at VCC = 3.3 V, TA = 25°C.



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated