SCBS143M - MAY 1992 - REVISED MARCH 2000

•	Members of the Texas Instruments	SN54LVTH16245A	WD PACKAGE
	<i>Widebus</i> ™ Family	SN74LVTH16245B DGO	6, DGV, OR DL PACKAGE
•	State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation	1DIR [ 1 1B1 [ 2 1B2 [ 3	48] 10E 47] 1A1 46] 1A2
•	Support Mixed-Mode Signal Operation	GND [ 4	45 GND
	(5-V Input and Output Voltages With	1B3 [ 5	44 11A3
	3.3-V V <sub>CC</sub> )	1B4 [ 6	43 1A4
•	Support Unregulated Battery Operation Down to 2.7 V	V <sub>CC</sub> [ 7 1B5 [ 8	42 0 V <sub>CC</sub> 41 0 1A5
•	Distributed V <sub>CC</sub> and GND Pins Minimize	1B6 🛛 9	40    1A6
	High-Speed Switching Noise	GND 🗍 10	39    GND
•	Flow-Through Architecture Optimizes PCB	1B7 [ 11	38 1A7
	Layout	1B8 [ 12	37 1A8
•	Typical V <sub>OLP</sub> (Output Ground Bounce)	2B1 U 13	36    2A1
	<0.8 V at V <sub>CC</sub> = 3.3 V, T <sub>A</sub> = 25°C	2B2 U 14	35    2A2
•	I <sub>off</sub> and Power-Up 3-State Support Hot Insertion	2B3 16 2B4 17	34   GND 33   2A3 32   2A4
•	Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Posietors	V <sub>CC</sub> [ 18 2B5 [ 19	31 V <sub>CC</sub> 30 2A5
٠	Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II (SN74LVTH16245B Only)	2B6    20 GND    21 2B7    22	29    2A6 28    GND 27    2A7
٠	ESD Protection Exceeds JESD 22	2B8 23	26 2A8
	– 2000-V Human-Body Model (A114-A)	2DIR 24	25 2OE

- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101) (SN74LVTH16245B Only)
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

The SN54LVTH16245A and SN74LVTH16245B devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage (3.3-V)  $V_{CC}$  operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the devices so that the buses are effectively isolated.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

## SN54LVTH16245A, SN74LVTH16245B 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS143M - MAY 1992 - REVISED MARCH 2000

description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH16245A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVTH16245B is characterized for operation from -40°C to 85°C.

(each 8-bit section)									
INP	UTS	OPERATION							
OE	DIR	OFERATION							
L	L	B data to A bus							
L	н	A data to B bus							
Н	Х	Isolation							

FUNCTION TABLE



## SN54LVTH16245A, SN74LVTH16245B 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS143M – MAY 1992 – REVISED MARCH 2000

logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)





SCBS143M - MAY 1992 - REVISED MARCH 2000

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range. Vcc	–0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, $V_O$ (see Note 1)0.	5 V to V <sub>CC</sub> + 0.5 V
Current into any output in the low state, Io: SN54LVTH16245A	96 mA
SN74LVTH16245B	128 mA
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVTH16245A	48 mA
SN74LVTH16245B	64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	
Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package	70°C/W
DGV package	58°C/W
DL package	63°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ . 3. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 4)

		SN54LVTH	16245A	SN74LVTH			
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
IOH	High-level output current		-24		-32	mA	
IOL	Low-level output current		48		64	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate	200		200		μs/V	
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS143M - MAY 1992 - REVISED MARCH 2000

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED		TEST CONDITIONS		SN54L	VTH1624	15A	SN74L					
PAR	AMETER	TEST COL	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT			
VIK		V <sub>CC</sub> = 2.7 V,	lj = -18 mA	-1.2				-1.2	V			
		V <sub>CC</sub> = 2.7 V to 3.6 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2			V <sub>CC</sub> -0.2					
		V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = -8 mA	2.4			2.4			V		
⊻ОН			I <sub>OH</sub> = -24 mA	2						v		
		VCC = 3 V	I <sub>OH</sub> = -32 mA				2					
			I <sub>OL</sub> = 100 μA			0.2			0.2			
		$v_{CC} = 2.7 v$	I <sub>OL</sub> = 24 mA			0.5			0.5			
Voi			I <sub>OL</sub> = 16 mA			0.4			0.4			
VOL		Voo - 3 V	I <sub>OL</sub> = 32 mA			0.5			0.5	v		
		vCC = 3 v	I <sub>OL</sub> = 48 mA			0.55						
	-		I <sub>OL</sub> = 64 mA						0.55			
	Control	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND			±1			±1			
	inputs	V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V	/ <sub>I</sub> = 5.5 V 10								
li –	A or B ports‡	<sup>3</sup> t V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 5.5 V			20			20	μA		
			$V_I = V_{CC}$			5			1			
			$V_{I} = 0$			-5			-5			
loff		$V_{CC} = 0,$	$V_{I}$ or $V_{O} = 0$ to 4.5 V						±100	μA		
	A or B ports	Ports V <sub>CC</sub> = 3 V	VI = 0.8 V	75			75			μA		
II(hold)			V <sub>I</sub> = 2 V	-75			-75					
		V <sub>CC</sub> = 3.6 V§,	$V_{I} = 0$ to 3.6 V						±500			
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V <sub>O</sub> = OE = don't care	0.5 V to 3 V,			±100*			±100	μΑ		
IOZPD		$\frac{V_{CC}}{OE}$ = 1.5 V to 0, V <sub>O</sub> = OE = don't care	0.5 V to 3 V,			±100*			±100	μΑ		
		$V_{CC} = 3.6 V_{c}$	Outputs high	0.19				0.19				
ICC		$I_{O} = 0,$	Outputs low			5			5	mA		
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19			0.19			
∆ICC¶		$V_{CC}$ = 3 V to 3.6, One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND				0.2			0.2	mA		
Ci		V <sub>I</sub> = 3 V or 0			4			4		рF		
C <sub>io</sub>		V <sub>O</sub> = 3 V or 0			10			10		pF		

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . <sup>‡</sup> Unused pins at  $V_{CC}$  or GND <sup>§</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



## SN54LVTH16245A, SN74LVTH16245B 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS143M - MAY 1992 - REVISED MARCH 2000

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

		TO (OUTPUT)	SN54LVTH16245A										
PARAMETER	FROM (INPUT)		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP <sup>†</sup>	MAX	MIN	MAX		
<sup>t</sup> PLH	A or B	A or B	BorA	0.5	4.5		4.6	1.5	2.3	3.3		3.7	ne
<sup>t</sup> PHL		BUIA	0.5	4.4		3.9	1.3	2.1	3.3		3.5	115	
<sup>t</sup> PZH	OE		A or B	0.5	6.5		6.6	1.5	2.8	4.5		5.3	ne
<sup>t</sup> PZL		AOID	0.5	5.4		6.2	1.6	2.9	4.6		5.2	115	
<sup>t</sup> PHZ	OE	A or B	1	6.8		7	2.3	3.7	5.1		5.5	ne	
tPLZ			AUB	1	6.2		6.3	2.2	3.5	5.1		5.4	115
<sup>t</sup> sk(o)									0.5			ns	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.



SCBS143M - MAY 1992 - REVISED MARCH 2000



## PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated