### SN54ABT861, SN74ABT861 10-BIT TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS199C - FEBRUARY 1991 - REVISED MAY 1997

- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- High-Impedance State During Power Up and Power Down
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- High-Drive Outputs (-32-mA I<sub>OH</sub>, 64-mA I<sub>OL</sub>)
- Package Options Include Plastic Small-Outline (DW) Package, Ceramic Chip Carriers (FK), and Plastic (NT) and Ceramic (JT) DIPs

#### description


The 'ABT861 are 10-bit transceivers designed for asynchronous communication between data buses. The control-function implementation allows for maximum flexibility in timing.

These devices allow noninverted data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic levels at the output-enable (OEAB and OEBA) inputs.


When  $V_{CC}$  is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT861 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT861 is characterized for operation from –40°C to 85°C.

#### SN54ABT861 . . . JT PACKAGE SN74ABT861 . . . DW OR NT PACKAGE (TOP VIEW)



# SN54ABT861 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


EPIC-IIB is a trademark of Texas Instruments Incorporated.



#### **FUNCTION TABLE**


INP	UTS	ODEDATION				
OEAB	OEBA	OPERATION				
L	Н	A data to B bus				
Н	L	B data to A bus				
Н	Н	Isolation				
L	L	Latch A and B (A = B)				

# logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.

## logic diagram (positive logic)



Pin numbers shown are for the DW, JT, and NT packages.



SCBS199C - FEBRUARY 1991 - REVISED MAY 1997

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Voltage range applied to any output in the high or power-off state, V <sub>O</sub>	
Current into any output in the low state, IO: SN54ABT861	96 mA
SN74ABT861	128 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–18 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DW package	81°C/W
NT package	67°C/W
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

#### recommended operating conditions (see Note 3)

				BT861	SN74A	UNIT	
			MIN	MAX	MIN	MAX	UNII
V <sub>CC</sub> Supply voltage				5.5	4.5	5.5	V
V <sub>IH</sub> High-level input voltage				FW	2		V
VIL	V <sub>IL</sub> Low-level input voltage					0.8	V
٧ <sub>I</sub>	V <sub>I</sub> Input voltage				0	Vcc	V
IOH High-level output current				-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	A)	5		5	ns/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

<sup>2.</sup> The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

## SN54ABT861, SN74ABT861 10-BIT TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS199C - FEBRUARY 1991 - REVISED MAY 1997

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT861		SN74ABT861		UNIT	
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
VIK		$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2		-1.2		-1.2	V	
		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5			
\ \/ a		$V_{CC} = 5 V$ ,	$I_{OH} = -3 \text{ mA}$	3			3		3		V	
VOH		V <sub>CC</sub> = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2					
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2			
Vai		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 48 mA			0.55		0.55			V	
VOL		vCC = 4.5 v	I <sub>OL</sub> = 64 mA			0.55*				0.55		
V <sub>hys</sub>					100						mV	
١.	Control inputs	V <sub>CC</sub> = 5.5 V,	// //oo or GND			±1		±1		±1		
li l	A or B ports	vCC = 5.5 v,	AL = ACC OLGIAD			±100		±100		±100	μΑ	
		$\frac{V_{CC}}{OE} = 0$ to 2.1 V, V <sub>C</sub>	0 = 0.5  V to  2.7  V,			±50		±50		±50	μΑ	
l <sub>OZPD</sub> ‡	:	$\frac{V_{CC}}{OE} = 2.1 \text{ V to } 0, V_{CC}$	o = 0.5 V to 2.7 V,			±50		2±50		±50	μА	
IOZH <sup>§</sup>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V			50	S	50		50	μА	
lozL§		$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 0.5 V			-50	9 <sub>C</sub>	-50		-50	μΑ	
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O \le 4.5 \text{ V}$			±100	d'a			±100	μΑ	
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ	
IOI		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-50	-100	-225 <sup>#</sup>	-50	-225#	-50	-225#	mA	
		V <sub>CC</sub> = 5.5 V,	Outputs high		1	250		250		250	μА	
Icc	A or B ports	$I_O = 0$ , $V_I = V_{CC}$ or GND	Outputs low		24	38		38		38	mA	
			Outputs disabled		0.5	250		250		250	μΑ	
Data iι	Data in puta	V <sub>CC</sub> = 5.5 V, One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5		
	Data inputs	Other inputs at V <sub>CC</sub> or GND	Outputs disabled			1.5#		1.5#		1.5#	mA	
Control inputs		V <sub>CC</sub> = 5.5 V, One input at 3.4 V, Other inputs at V <sub>CC</sub> or GND				1.5		1.5		1.5		
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			4.5						pF	
C <sub>io</sub>	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			10.5						pF	

<sup>\*</sup> On products compliant to MIL-PRF-38535, this parameter does not apply.

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ .

<sup>‡</sup>This parameter is characterized, but not production tested.

<sup>§</sup> The parameters IOZH and IOZL include the input leakage current.

<sup>¶</sup> Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

<sup>#</sup> This limit may vary among suppliers.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

# SN54ABT861, SN74ABT861 10-BIT TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS199C - FEBRUARY 1991 - REVISED MAY 1997

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C			SN54ABT861		SN74ABT861		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A or B	B or A	1	3.4	4.9	1	5.3	1	5.2	ns
tPHL			1	3.2	4.4	1	5	1	4.9†	
<sup>t</sup> PZH	OEAB or OEBA	B or A	1	3.5	5	1,	6	1	5.9	ns
t <sub>PZL</sub>			1	4.6	6	3	7	1	6.9	
<sup>t</sup> PHZ	OEAB or OEBA	B or A	2.1	5.3	6.5	2.1	7.6	2.1	7.5	-l ns l
tPLZ			1.5	5.3	6.6	1.5	7.2	1.5	7.1	

<sup>†</sup> This limit may vary among suppliers.

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ ,  $t_r \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated