#### SN74ALVCHR16601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

DGG, DGV, OR DL PACKAGE

(TOP VIEW)

OEAB

LEAB 2

A1 🛮 3

A2 🛮 5

A3 🛮 6

A4 🛮 8

A5 🛮 9

A6 🛮 10

A7 🛮 12

A8 🛮 13

A9 🛮 14

A10 15

A13 🛮 19

A14 20

A15 [ 21

V<sub>CC</sub> **□** 22

A16 23

A17 24

A18 🛮 26

OEBA [ 27

LEBA 

☐ 28

GND [

25

A12 **∏** 17

GND [

A11 **∏** 16

18

GND 11

V<sub>CC</sub>  $\square$ 7

GND []4

SCES123G - SEPTEMBER 1997 - REVISED JUNE 1999

56 T CLKENAB

55 CLKAB

54 B1

52 N B2

51 **N** B3

49 B4

48 🛮 B5

47 **∏** B6

50 🛮 V<sub>CC</sub>

46 GND

45 🛮 B7

44 🛮 B8

43 B9

42 B10

41 **∏** B11

40 B12

39 GND

38 🛮 B13

37 | B14

36 ∏ B15

35 🛮 V<sub>CC</sub>

34 🛮 B16

33 B17

31 B18

T GND

30 CLKBA

29 CLKENBA

32

53 T GND

- Member of the Texas Instruments Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- UBT<sup>™</sup> (Universal Bus Transceiver)
   Combines D-Type Latches and D-Type
   Flip-Flops for Operation in Transparent,
   Latched, Clocked, or Clock-Enabled Mode
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and 300-mil Shrink Small-Outline (DL) Packages

NOTE: For tape and reel order entry:
The DGGR package is abbreviated to GR,
the DGVR package is abbreviated to VR, and
the DLR package is abbreviated to LR.

#### description

This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCHR16601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, clocked, and clock-enabled modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.

The outputs include equivalent 26- $\Omega$  series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC, and UBT are trademarks of Texas Instruments Incorporated.

TEXAS INSTRUMENTS

Copyright © 1999. Texas Instruments Incorporated



#### description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.


The SN74ALVCHR16601 is characterized for operation from -40°C to 85°C.

#### **FUNCTION TABLE**†

	INPUTS							
CLKENAB	OEAB	LEAB	CLKAB	Α	В			
Х	Н	Χ	Χ	Χ	Z			
Х	L	Н	Χ	L	L			
Х	L	Н	Χ	Н	Н			
н	L	L	Χ	Χ	в <sub>0</sub> ‡			
L	L	L	$\uparrow$	L	L			
L	L	L	$\uparrow$	Н	Н			
L	L	L	L or H	Χ	в <sub>0</sub> ‡			

<sup>†</sup> A-to-B data flow is shown: B-to-A flow is similar, but uses OEBA, LEBA, CLKBA, and CLKENBA.

### logic diagram (positive logic)





established

### SN74ALVCHR16601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES123G - SEPTEMBER 1997 - REVISED JUNE 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	lote 1)	0.5 V to 4.6 V 0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )  Output clamp current, $I_{OK}$ ( $V_O < 0$ )		
Continuous output current, IO		
Continuous current through each V <sub>CC</sub> or GND		
Package thermal impedance, $\theta_{JA}$ (see Note 3):		
	. •	86°C/W
	. •	74°C/W
Storage temperature range, T <sub>stg</sub>		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		1.65	3.6	V	
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V <sub>CC</sub>			
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
٧ <sub>I</sub>	Input voltage		0	Vcc	V	
٧o	Output voltage		0	Vcc	V	
		V <sub>CC</sub> = 1.65 V		-2		
la	OH High-level output current	V <sub>CC</sub> = 2.3 V		-6	m A	
ЮН		$V_{CC} = 2.7 \text{ V}$		-8	mA	
		V <sub>CC</sub> = 3 V		-12		
		V <sub>CC</sub> = 1.65 V		2		
la.	Low-level output current	V <sub>CC</sub> = 2.3 V		6	mA	
IOL		V <sub>CC</sub> = 2.7 V		8		
		V <sub>CC</sub> = 3 V		12		
Δt/Δν	Input transition rise or fall rate	-		10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



### **SN74ALVCHR16601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS**

SCES123G - SEPTEMBER 1997 - REVISED JUNE 1999

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	RAMETER	TEST CONDITIONS	Vcc	MIN	TYP <sup>†</sup>	MAX	UNIT		
		$I_{OH} = -100 \mu\text{A}$	1.65 V to 3.6 V	V <sub>CC</sub> -0	.2				
<sup>V</sup> ОН		$I_{OH} = -2 \text{ mA}$	1.65 V	1.2					
		$I_{OH} = -4 \text{ mA}$	2.3 V	1.9					
		I <sub>OH</sub> = -6 mA	2.3 V	1.7			V		
		10H = -0 IIIA	3 V	2.4					
		$I_{OH} = -8 \text{ mA}$	2.7 V	2					
		$I_{OH} = -12 \text{ mA}$	3 V	2					
		$I_{OL} = 100 \mu\text{A}$	1.65 V to 3.6 V			0.2			
		I <sub>OL</sub> = 2 mA	1.65 V			0.45			
		I <sub>OL</sub> = 4 mA	2.3 V			0.4	ļ		
VOL		La. ComA	2.3 V			0.55	V		
		I <sub>OL</sub> = 6 mA	3 V			0.55			
		I <sub>OL</sub> = 8 mA	2.7 V			0.6			
		I <sub>OL</sub> = 12 mA	3 V			0.8			
IĮ		$V_I = V_{CC}$ or GND	3.6 V			±5	μΑ		
		V <sub>I</sub> = 0.58 V	1.65 V	25					
		V <sub>I</sub> = 1.07 V	1.65 V	-25					
		V <sub>I</sub> = 0.7 V	2.3 V	45					
I <sub>I</sub> (hold)		V <sub>I</sub> = 1.7 V	7 2.3 V	-45			μΑ		
		V <sub>I</sub> = 0.8 V	3 V	75					
		V <sub>I</sub> = 2 V	J 3 v	-75					
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500			
loz§		$V_O = V_{CC}$ or GND	3.6 V			±10	μΑ		
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			40	μА		
ΔlCC		One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μА		
C <sub>i</sub>	Control inputs	$V_I = V_{CC}$ or GND	3.3 V		4		pF		
C <sub>io</sub>	A or B ports	$V_O = V_{CC}$ or GND	3.3 V		8		pF		

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 $<sup>\</sup>mbox{\$ For I/O ports, the parameter IOZ includes the input leakage current.}$ 

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			V <sub>CC</sub> =	1.8 V	V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT		
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	f <sub>clock</sub> Clock frequency			†		150		150		150	MHz		
	Pulse	Pulse LE high		†		3.3		3.3		3.3		ns	
t <sub>W</sub>	duration	CLK high or low		†		3.3		3.3		3.3	.3		
		Data before CLK↑	CLK <sup>↑</sup>			2.3		2.4		2.1			
١.	Catum times	etup time I Data before LE↓	CLK high	†		2		1.6		1.6		ns	
t <sub>su</sub>	Setup time		CLK low	†		1.3		1.2		1.1			
		CLKEN before CLK↑	-	†		2		2		1.7		7	
		Data after CLK↑		†		0.7		0.7		0.8			
١.	5 . 6 . 5 .	CLK high	†		1.3		1.6		1.4		1		
th	Hold time	old time Data after LE↓ CLK low	CLK low	†		1.7		2		1.7		ns	
		CLKEN after CLK↑		†	·	0.3		0.5		0.6			

<sup>†</sup> This information was not available at the time of publication.

#### switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(0011-01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			†		150		150		150		MHz
	A or B			†	1	4.8		5.1	1	4.4	
t <sub>pd</sub>	LEAB or LEBA	B or A		†	1	5.5		5.8	1	5.1	ns
	CLKAB or CLKBA			†	1.2	5.9		6.3	1.4	5.4	
t <sub>en</sub>	OEAB or OEBA	B or A		†	1.1	6.3		6.6	1.1	5.6	ns
t <sub>dis</sub>	OEAB or OEBA	B or A		†	1	4.2		5.1	1.6	4.7	ns


<sup>†</sup> This information was not available at the time of publication.

## operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST C	ONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT
PARAWETER		TEST CONDITIONS		TYP	TYP	TYP	ONII	
	Power dissipation	Outputs enabled	C: _ 0	f = 10 MHz	†	56	63	pF
C <sub>pd</sub>	capacitance	Outputs disabled	$C_L = 0$ ,	1 = 10 WITZ	†	12	13	pΓ

<sup>†</sup> This information was not available at the time of publication.

# PARAMETER MEASUREMENT INFORMATION V<sub>CC</sub> = 1.8 V




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \ \Omega$ ,  $t_f \leq$  2 ns.  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms




#### PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 V \pm 0.2 V$



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.7 V AND 3.3 V $\pm$ 0.3 V



- NOTES: A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLZ and tpHZ are the same as tdis.
  - F. tpzL and tpzH are the same as ten.
  - G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated