SN74LVC16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES062G – DECEMBER 1995 – REVISED JUNE 1998

● Member of the Texas Instruments <i>Widebus</i> ™ Family					
 EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process 		48 10E			
 Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C 	1B1 2 1B2 3 GND 4	47 1 1A1 46 1 1A2 45 1 GND			
 Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} = 3.3 V, T_A = 25°C 	1B3 5 1B4 6	44 1A3 43 1A4			
 Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 2.2 V V(z=) 	V _{CC} [7 1B5 [8	42 V _{CC} 41 1A5			
 3.3-V V_{CC}) Power Off Disables Outputs, Permitting Live Insertion 	1B6 9 GND 10 1B7 11	40 1A6 39 GND 38 1A7			
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	1B8 [12 2B1 [13 2B2 [14	36 2A1 35 2A2			
 Latch-Up Performance Exceeds 250 mA Per JESD 17 	GND 15 2B3 16 2B4 17	34 GND 33 2A3 32 2A4			
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages 	V _{CC} 18 2B5 19 2B6 20	32 0 2A4 31 0 V _{CC} 30 2A5 29 2A6			
description	GND 21 2B7 22	28 GND 27 2A7			
This 16-bit (dual-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V V _{CC} operation.	2B8 [23 2DIR [24	26 2A8 25 2OE			

The SN74LVC16245A is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC16245A is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1998, Texas Instruments Incorporated

SCES062G - DECEMBER 1995 - REVISED JUNE 1998

FUNCTION TABLE ah 0 hit agatia

INP	UTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
н	Х	Isolation


logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I : (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_{O}	
(see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_{O}	
(see Notes 1 and 2)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, I _O	
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	
DL package	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



SCES062G - DECEMBER 1995 - REVISED JUNE 1998

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT		
	Supplyweltage	Operating	1.65	3.6	V		
VCC	Supply voltage	Data retention only	1.5		v		
	High-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$				
VIH		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V		
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2				
		V _{CC} = 1.65 V to 1.95 V		$0.35 imes V_{CC}$			
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V		
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8			
VI	Input voltage		0	5.5	V		
M.	Output voltage	High or low state	0	V _{CC}	v		
VO		3 state	0	5.5	V		
	High-level output current	V _{CC} = 1.65 V		-4			
10.1		V _{CC} = 2.3 V		-8			
ЮН		$V_{CC} = 2.7 V$		-12	mA		
		$V_{CC} = 3 V$		-24			
		V _{CC} = 1.65 V		4			
la.	Low-level output current	V _{CC} = 2.3 V		8	mA		
IOL		V _{CC} = 2.7 V		12	IIIA		
		$V_{CC} = 3 V$		24			
$\Delta t / \Delta v$	Input transition rise or fall rate		0	5	ns/V		
TA	Operating free-air temperature		-40	85	°C		

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES062G - DECEMBER 1995 - REVISED JUNE 1998

PA	RAMETER	TEST CONDITIO	Vcc	MIN	түр†	MAX	UNIT	
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.2				
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2			V	
Vari		I _{OH} = -8 mA	2.3 V	1.7				
VOH		10.1 - 12.00		2.7 V	2.2			V
		I _{OH} = -12 mA		3 V	2.4			
		I _{OH} = -24 mA		3 V	2.2			
		I _{OL} = 100 μA		1.65 V to 3.6 V			0.2	
		I _{OL} = 4 mA	1.65 V			0.45	V	
VOL		I _{OL} = 8 mA	2.3 V			0.7		
		I _{OL} = 12 mA	2.7 V			0.4		
		I _{OL} = 24 mA	3 V			0.55		
Ιį	Control inputs	V _I = 0 to 5.5 V					±5	μΑ
loff		$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		0			±10	μΑ
loz‡		V _O = 0 to 5.5 V		3.6 V			±10	μΑ
		V _I = V _{CC} or GND		0.01/			20	۵
ICC	$3.6 \text{ V} \le \text{V}_{I} \le 5.5 \text{ V}$	IO = 0	3.6 V	20		20	μA	
ΔI_{CC} One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND		2.7 V to 3.6 V			500	μA		
Ci	Control inputs	V _I = V _{CC} or GND		3.3 V		5		pF
Cio	A or B ports	$V_{O} = V_{CC}$ or GND		3.3 V		7.5		pF
-								

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

[‡] For I/O ports, the parameter IOZ includes the input leakage current.

§ This applies in the disabled state only.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1		V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	A or B	B or A	¶	¶	¶	¶		4.7	1	4	ns
t _{en}	OE	A or B	¶	P	ſ	¶		6.7	1.5	5.5	ns
^t dis	OE	A or B	¶	¶	¶	¶		7.1	1.5	6.6	ns
^t sk(o) [#]										1	ns

¶ This information was not available at the time of publication.

[#]Skew between any two outputs of the same package switching in the same direction


operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V ± 0.15 V	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT	
				TYP	TYP	TYP	
Cpd	Power dissipation capacitance	Outputs enabled	f = 10 MHz	¶	¶	38	рF
	per transceiver	Outputs disabled		¶	¶	4	рг

 \P This information was not available at the time of publication.



SN74LVC16245A **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES062G - DECEMBER 1995 - REVISED JUNE 1998




NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tPLZ and tPHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.








- NOTES: A. CL includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tPLZ and tPHZ are the same as tdis.

 - F. tpzL and tpzH are the same as ten.
 - G. tpl H and tpHI are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



SCES062G - DECEMBER 1995 - REVISED JUNE 1998



- NOTES: A. CI includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \le 10$ MHz, $Z_O = 50 \Omega$, $t_f \le 2.5$ ns, $t_f \le 2.5$ ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PI7} and t_{PH7} are the same as t_{dis} .
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated