
SCAS218I - JANUARY 1993 - REVISED JUNE 1998

- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Power Off Disables Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE (TOP VIEW)



description

This octal bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVC245A is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC245A is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

INP	UTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCAS218I - JANUARY 1993 - REVISED JUNE 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Voltage range applied to any output in the high-impedance or power-off state, V _O (see Note 1)	
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	\dots -0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	
Continuous current through V _{CC} or GND	
Package thermal impedance, θ_{JA} (see Note 3): DB package	
DW package	
PW package	128°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of $V_{\hbox{\scriptsize CC}}$ is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT			
V	Cumplicusaltage	Operating	1.65	3.6	V			
VCC	Supply voltage	Data retention only	1.5		V			
VIH		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}	;				
	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V			
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2					
VIL		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}				
	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V			
		V _{CC} = 2.7 V to 3.6 V		0.8				
٧ _I	Input voltage	-	0	5.5	V			
Vo	Output valtage	High or low state	0	Vcc	V			
	Output voltage	3 state	0	5.5	V			
		V _{CC} = 1.65 V		-4				
la	High-level output current	V _{CC} = 2.3 V		-8	mA			
ЮН		V _{CC} = 2.7 V		-12	IIIA			
		V _{CC} = 3 V		-24				
		V _{CC} = 1.65 V		4				
lOL	Lave been bordered assessed	V _{CC} = 2.3 V	8					
	Low-level output current	V _{CC} = 2.7 V		12	mA			
	V _{CC} = 3 V			24				
Δt/Δν	Input transition rise or fall rate		0	10	ns/V			
T _A	Operating free-air temperature	-40	85	°C				

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCAS218I – JANUARY 1993 – REVISED JUNE 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TEST CONDITIONS		VCC	MIN	TYP	MAX	UNIT	
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.2					
		I _{OH} = -4 mA	1.65 V	1.2					
\/a		I _{OH} = -8 mA		2.3 V	1.7			v	
VOH		10.1 - 12.mA		2.7 V	2.2			V	
		$I_{OH} = -12 \text{ mA}$	3 V	2.4					
		I _{OH} = -24 mA	3 V	2.2			.		
		I _{OL} = 100 μA	1.65 V to 3.6 V			0.2			
		I _{OL} = 4 mA	1.65 V			0.45			
VOL		I _{OL} = 8 mA	2.3 V			0.7	V		
		I _{OL} = 12 mA	2.7 V			0.4			
		I _{OL} = 24 mA	3 V			0.55			
Ц	Control inputs	V _I = 0 to 5.5 V		3.6 V			±5	μΑ	
l _{off}		V_I or $V_O = 5.5 V$		0			±10	μΑ	
l _{OZ} ‡		V _O = 0 to 5.5 V		3.6 V			±10	μΑ	
		V _I = V _{CC} or GND		0.01/		10		Δ.	
Icc		3.6 V ≤ V _I ≤ 5.5 V§	IO = 0	3.6 V		10		μΑ	
ΔI_{CC} One input at $V_{CC} = 0.6 \text{ V}$, (One input at V _{CC} – 0.6 V, Other inpu	uts at V _{CC} or GND	2.7 V to 3.6 V			500	μΑ	
Ci	Control inputs	V _I = V _{CC} or GND		3.3 V		4		pF	
C _{io}	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		5.5		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INFOT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	A or B	B or A	¶	¶	¶	¶		7.3	1.5	6.3	ns
t _{en}	ŌĒ	A or B	¶	¶	¶	¶		9.5	1.5	8.5	ns
^t dis	ŌE	A or B	¶	¶	¶	¶		8.5	1.7	7.5	ns
tsk(o)#										1	ns

This information was not available at the time of publication.

operating characteristics, T_A = 25°C

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V ± 0.15 V	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			CONDITIONS	TYP	TYP	TYP	
C _{pd}	Power dissipation capacitance	Outputs enabled	f = 10 MHz	¶	¶	45	pF
Opa	per transceiver	Outputs disabled	1 = 10 MHZ	¶	¶	2	PΓ

This information was not available at the time of publication.



For I/O ports, the parameter IOZ includes the input leakage current.

[§] This applies in the disabled state only.

[#] Skew between any two outputs of the same package switching in the same direction

S1

Open

2×V_{CC}

Open

VCC

0 V


V_{CC}/2


TEST

^tpd

V_{CC}/2

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 V \pm 0.15 V$






NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z $_{O}$ = 50 Ω , $t_{f} \leq$ 2 ns, $t_{f} \leq$ 2 ns, $t_{f} \leq$ 2 ns, $t_{f} \leq$ 10 mHz, Z $_{O}$ = 50 Ω , $t_{f} \leq$ 10 mHz, Z $_{O}$
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated