

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- B-Port Outputs Have Equivalent 22- Ω Series Resistors, So No External Resistors Are Required
- I_{off} and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (J) DIPs

SN54LVTH2245 . . . J OR W PACKAGE SN74LVTH2245 . . . DB, DW, OR PW PACKAGE (TOP VIEW)



SN54LVTH2245 . . . FK PACKAGE (TOP VIEW)



description

These octal bus transceivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are designed for asynchronous communication between data buses. They transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the devices so the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The B-port outputs, which are designed to source or sink up to 12 mA, include equivalent 22- Ω series resistors to reduce overshoot and undershoot.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



description (continued)


These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH2245 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVTH2245 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE


INP	UTS	OPERATION					
OE	DIR						
L	L	B data to A bus					
L	Н	A data to B bus					
Н	Χ	Isolation					

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Current into any output in the low state, IO: SN54LVTH2245 (A port)	96 mA
SN74LVTH2245 (A port)	128 mA
B port	30 mA
Current into any output in the high state, I _O (see Note 2): SN54LVTH2245 (A port) .	48 mA
SN74LVTH2245 (A port)	64 mA
B port	30 mA
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ _{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVT	H2245	SN74LVTH2245		UNIT		
			MIN	MAX	MIN	MAX	UNIT	
VCC	2.7	3.6	2.7	3.6	V			
VIH	V _{IH} High-level input voltage				2		V	
V _{IL}	V _{IL} Low-level input voltage					0.8	V	
VI	Input voltage		5.5		5.5	V		
lau	High-level output current	A port		– 24		mA		
ЮН	nigri-level output current	B port	6	-12		-12		
lai	Low lovel output ourrent	A port	37	48		64	mA	
lOL	Low-level output current	B port	000	12		12	IIIA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q	10		10	ns/V	
Δt/ΔV _{CC}	Power-up ramp rate	·	200		200		μs/V	
TA	Operating free-air temperature	-55	125	-40	85	°C		

NOTE 4: All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SN54LVTH2245, SN74LVTH2245 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS707C - SEPTEMBER 1997 - REVISED APRIL 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN5	SN54LVTH2245			SN74LVTH2245				
				MIN	TYP	MAX	MIN	TYP [†]	MAX	UNIT		
VIK		$V_{CC} = 2.7 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V		
A port	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0	.2		V _{CC} -0	.2					
	A nort	$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4					
	A port		I _{OH} = -24 mA	2						V		
		VCC = 3 V	$I_{OH} = -32 \text{ mA}$		2							
	B port	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0	V _{CC} -0.2			V _{CC} -0.2				
	Вроп	$V_{CC} = 3 V$,	I _{OH} = -12 mA	2			2			V		
		V _{CC} = 2.7 V	I _{OL} = 100 μA		0.2							
		VCC = 2.7 V	I _{OL} = 24 mA			0.5			0.5			
	A nort		I _{OL} = 16 mA			0.4			0.4	V		
V	A port	V 2.V	I _{OL} = 32 mA			0.5			0.5	V		
VOL		VCC = 3 V	I _{OL} = 48 mA	T		0.55				7		
			I _{OL} = 64 mA						0.55	1		
	Doom	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	I _{OL} = 100 μA			0.2			0.2	V		
	B port	V _{CC} = 3 V,	I _{OL} = 12 mA		J.	0.8			0.8	l ^v		
	Control innuts	V _{CC} = 3.6 V,	$V_I = V_{CC}$ or GND		Q	±1			±1			
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V		,Č	10			10			
lį		3 ports‡ VCC = 3.6 V	V _I = 5.5 V	4	20	20			20	μΑ		
	A or B ports‡		VI = VCC	TO CO	,	1			1			
			V _I = 0			- 5			- 5			
l _{off}		$V_{CC} = 0$,	V_{I} or $V_{O} = 0$ to 4.5 V						±100	μΑ		
		Van - 3 V	V _I = 0.8 V	75			75					
li/h a lal\	A or B ports		V _I = 2 V	-75			-75			μΑ		
'I(noia)	I _I (hold) A or B ports	V _{CC} = 3.6 √§,	V _I = 0 to 3.6 V						500 -750	μΑ		
IOZPU $\frac{V_{CC} = 0 \text{ to } 1.5 \text{ V}, V_{O} = 0}{OE = \text{don't care}}$		0.5 V to 3 V,			±100*			±100	μΑ			
IOZPD $\frac{V_{CC} = 1.5 \text{ V to 0, V}_{O} = 0}{OE = \text{don't care}}$		0.5 V to 3 V,			±100*			±100	μΑ			
	V _{CC} = 3.6 V,	Outputs high			0.19		0.1	0.19				
ICC		$I_{O} = 0$,	Outputs low			5		3	5	5 mA		
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19		0.1	0.19			
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V, One}$ Other inputs at V_{CC} or				0.2			0.2	mA		
Ci	$V_l = 3 \text{ V or } 0$			4			4		pF			
$V_0 = 3 \text{ V or } 0$			9			9		pF				

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[‡] Unused terminals are at V_{CC} or GND.

[§] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.


 $[\]P$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

			SN54LVTH2245			SN74LVTH2245							
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX		
t _{PLH}	А	В	1	4.6		5.3	1.1	2.9	4.4		5.1	ns	
^t PHL	1 ^	В	1	4.6		5.3	1.1	2.6	4.4		5.1	115	
tPLH .	В	А	1	3.7	2	4.2	1.1	2.2	3.5		4	ns	
^t PHL		Ь	Α	1	3.7	3/	4.2	1.1	2	3.5		4	115
^t PZH		ŌĒ	А	1.2	5.7	178	7.4	1.3	3.1	5.5		7.1	ns
t _{PZL}	OE	A	1.6	5.7	2	6.8	1.7	3.2	5.5		6.5	115	
^t PHZ	ŌĒ	А	2	6.2		6.8	2.2	3.6	5.9		6.5	ns	
t _{PLZ}		^	2	5.3		5.5	2.2	3.4	5		5.1	113	
^t PZH	ŌĒ	В	1.2	6.4		7.6	1.3	3.5	6.2		7.3		
tPZL		OE	В	1.6	6.4		7.5	1.7	3.7	6.2		7.3	ns
t _{PHZ}	ŌĒ	ŌĒ	В	2	6.1		6.8	2.2	3.9	5.9		6.5	ns
t _{PLZ}			В	2	5.7		5.9	2.2	3.7	5.4		5.7	115

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated