
- Member of the Texas Instruments Widebus™ Family
- EPIC[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- DOC[™] (Dynamic Output Control) Circuit Dynamically Changes Output Impedance, Resulting in Noise Reduction Without Speed Degradation
- Dynamic Drive Capability Is Equivalent to Standard Outputs With I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}
- Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications

- I_{off} Supports Partial-Power-Down Mode Operation
- Ideal for Use in PC133 Registered DIMM Applications
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and Thin Very Small-Outline (DGV) Packages

description

A Dynamic Output Control (DOC) circuit is implemented, which, during the transition, initially lowers the output impedance to effectively drive the load and, subsequently, raises the impedance to reduce noise. Figure 1 shows typical V_{OL} vs I_{OL} and V_{OH} vs I_{OH} curves to illustrate the output impedance and drive capability of the circuit. At the beginning of the signal transition, the DOC circuit provides a maximum dynamic drive that is equivalent to a high-drive standard-output device. For more information, refer to TI application reports AVC Logic Family Technology and Applications, literature number SCEA006, and Dynamic Output Control (DOCTM) Circuitry Technology and Applications, literature number SCEA009.






Figure 1. Output Voltage vs Output Current

This 18-bit universal bus driver is operational at 1.2-V to 3.6-V V_{CC} , but is designed specifically for 1.65-V to 3.6-V V_{CC} operation.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

DOC, EPIC, and Widebus are trademarks of Texas Instruments Incorporated.



SN74AVC16835 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES168H - DECEMBER 1998 - REVISED FEBRUARY 2000

description (continued)

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74AVC16835 is characterized for operation from -40°C to 85°C.

terminal assignments

DGG OR DGV PACKAGE (TOP VIEW) 56 GND ис П NC 2 55 NC Y1 [3 54 **∏** A1 GND 4 53 | GND Y2 🛮 5 52 A2 Y3 🛮 6 51 A3 V_{CC} **[**]7 50 V_{CC} Y4 🛮 8 49 🛮 A4 48 🛮 A5 Y5 🛮 9 Y6 🛮 10 47 🛮 A6 GND [] 11 46 GND Y7 **1**12 45 🛮 A7 Y8 🛮 13 44 🛮 A8 43 🛮 A9 Y9 🛮 14 Y10 **∏** 15 42 A10 Y11 🛮 16 41 A11 Y12 🛮 17 40 A12 GND 🛮 18 39 GND Y13 🛮 19 38 **A**13 Y14 20 37 A14 Y15 21 36 A15 V_{CC} 🛮 22 35 V_{CC} Y16 **1**23 34 A16 Y17 24 33 🛮 A17 GND 25 32 GND Y18 🛮 26 31 **A**18 OE [27 30 CLK LE [] 28 29 GND


NC - No internal connection

FUNCTION TABLE (each universal bus driver)

	OUTPUT			
OE	LE	CLK	Α	Υ
Н	Χ	Х	Χ	Z
L	Н	Χ	L	L
L	Н	Χ	Н	Н
L	L	\uparrow	L	L
L	L	\uparrow	Н	Н
L	L	L or H	Χ	Y ₀ †

[†] Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes low


logic symbol‡



[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_{\mbox{\scriptsize O}}$	
(see Note 1)	–0.5 V to 4.6 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	64°C/W
DGV package	48°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
- 3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
V/00	Cumply voltage	Operating	1.4	3.6	V	
VCC	Supply voltage	Data retention only	1.2]	
		V _{CC} = 1.2 V	Vcc			
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$	0.65 × V _{CC}			
V_{IH}	High-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}		V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7			
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	2			
		V _{CC} = 1.2 V		GND		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		$0.35 \times V_{CC}$		
V_{IL}	Low-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7		
		V _{CC} = 3 V to 3.6 V		0.8	1	
VI	Input voltage		0	3.6	V	
V/0	Output voltage	Active state	0	VCC	V	
VO	Output voltage	3-state	0	3.6	ı v	
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		-2		
lous	Static high-level output current [†]	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		-4	mA	
IOHS	Static high-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		-8	IIIA	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-12		
		$V_{CC} = 1.4 \text{ V to } 1.6 \text{ V}$		2		
la. a	Static low-level output current [†]	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		4	mA	
IOLS	Static low-level output current	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		8	1 IIIA	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		12		
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 1.4 \text{ V to } 3.6 \text{ V}$		5	ns/V	
TA	Operating free-air temperature		-40	85	°C	

[†] Dynamic drive capability is equivalent to standard outputs with I_{OH} and I_{OL} of ±24 mA at 2.5-V V_{CC}. See Figure 1 for V_{OL} vs I_{OL} and V_{OH} vs I_{OH} characteristics. Refer to TI application reports *AVC Logic Family Technology and Applications*, literature number **SCEA006**, and *Dynamic Output Control (DOC™) Circuitry Technology and Applications*, literature number **SCEA009**.

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to TI application report *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN74AVC16835 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES168H - DECEMBER 1998 - REVISED FEBRUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST (CONDITIONS	Vcc	MIN TYPT	MAX	UNIT
		I _{OHS} = -100 μA,		1.4 V to 3.6 V	V _{CC} -0.2		
VOH		$I_{OHS} = -2 \text{ mA},$	V _{IH} = 0.91 V	1.4 V	1.05		
		$I_{OHS} = -4 \text{ mA},$	V _{IH} = 1.07 V	1.65 V	1.2		V
		$I_{OHS} = -8 \text{ mA},$	V _{IH} = 1.7 V	2.3 V	1.75		
		$I_{OHS} = -12 \text{ mA},$	V _{IH} = 2 V	3 V	2.3		
		I _{OLS} = 100 μA		1.4 V to 3.6 V		0.2	
		$I_{OLS} = 2 \text{ mA},$	V _{IL} = 0.49 V	1.4 V		0.4	
VOL		I _{OLS} = 4 mA,	V _{IL} = 0.57 V	1.65 V		0.45	V
		IOLS = 8 mA,	V _{IL} = 0.7 V	2.3 V		0.55	
		$I_{OLS} = 12 \text{ mA},$	V _{IL} = 0.8 V	3 V		0.7	
Ц	Control inputs	V _I = V _{CC} or GND		3.6 V		±2.5	μΑ
l _{off}		V_I or $V_O = 3.6 V$		0		±10	μΑ
loz		$V_O = V_{CC}$ or GND,	OE = V _{CC}	3.6 V		±10	μΑ
Icc		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V		40	μΑ
	CLK input	Vi – Voe or CND		2.5 V	4		
	CLK Input	V _I = V _{CC} or GND		3.3 V	4		
C.	Control inputs	VV or CND		2.5 V	4		, E
Ci	Control inputs	AI = ACC OLGIAD	$V_I = V_{CC}$ or GND		4		pF
	Data inpute	VI – Voc or GND	V _I = V _{CC} or GND		2.5		
	Data inputs	AI = ACC OLGIAD			2.5		
	Outputo	Vo – Voe or CND		2.5 V	6.5		n.E
Co	Outputs	$V_O = V_{CC}$ or GND		3.3 V	6.5		pF

[†] Typical values are measured at $T_A = 25$ °C.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

			V _{CC} = 1.2 V		V _{CC} = 1.5 V ± 0.1 V		V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock freq	uency							150		150		150	MHz
	Pulse duration	LE high						3.3		3.3		3.3		ns
t _W		CLK high or low						3.3		3.3		3.3		115
	Setup time	Data before CLK↑		1		0.9		0.7		0.7		0.7		
t _{su}			CLK high	1.7		1.6		1.2		0.8		0.8		ns
			CLK low	2		0.9		0.7		0.5		0.5		
	Hold time	Data after CLK↑		1.5		1.3		1		0.9		1.3		
t _h		Doto	CLK high	3.2		2.4		2		1.7		1.6		ns
		ume	after LE↓	CLK low	2.8		2.1		1.7		1.5		1.4	

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 through 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.2 V	V _{CC} =	1.5 V 1 V	V _{CC} = 1.8 V ± 0.15 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}						150		150		150		MHz
	А	Υ	4.5	1.2	6.2	1.3	5.5	1	3.1	0.9	2.5	
t _{pd}	LE		6.2	1.6	9.4	1.3	7.2	1.1	4.7	0.9	3.8	ns
	CLK		5.2	1.6	7.8	1.5	6	1	3.7	0.8	3.1	
t _{en}	OE	Y	7.1	2.4	10.2	2.2	8.8	1.5	6.7	1.2	6.2	ns
^t dis	ŌĒ	Y	6.9	2.2	10.3	2	8.4	1.2	5.3	1.1	5.3	ns

switching characteristics, T_A = 0°C to 85°C, C_L = 0 pF[†]


Γ	PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1	UNIT	
		(INFOT)	(6611-61)	MIN	MAX	
Γ		А	V	0.6	1.3	no
	^t pd	CLK	Ť	0.7	1.5	ns

[†] Texas Instruments SPICE simulation data

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CO	ONDITIONS	V _{CC} = 1.8 V V _{CC} = 2.5 V V		V _{CC} = 3.3 V	UNIT	
	FARAIVIETER		1231 00	SNOTTIONS	TYP TYP TYP		TYP TYP		
	Power dissipation	Outputs enabled	C 0	f = 10 MHz	45	48	52	n.E	
C _{pd}	capacitance	Outputs disabled	$C_L = 0$,	I = 10 WIHZ	23	25	28	pF	

PARAMETER MEASUREMENT INFORMATION V_{CC} = 1.2 V AND 1.5 V \pm 0.1 V




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.5 V \pm 0.2 V




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as t_{dis}.
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. tpLH and tpHL are the same as tpd.

Figure 4. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 5. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated