## SN74LVT16835 3.3-V ABT 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

|--|

<ul> <li>State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V</li> </ul>	DGG OR DL PACKAGE (TOP VIEW)				
Operation and Low-Static Power Dissipation		56 GND			
<ul> <li>Member of the Texas Instruments Widebus™ Family</li> </ul>	NC 2 Y1 3	55 NC 54 A1			
<ul> <li>Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)</li> </ul>	GND [] 4 Y2 [] 5 Y3 [] 6	53 GND 52 A2 51 A3			
<ul> <li>Supports Unregulated Battery Operation Down to 2.7 V</li> </ul>	V <sub>CC</sub> [] 7 Y4 [] 8 Y5 [] 9	50 ] V <sub>CC</sub> 49 ] A4 48 ] A5			
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> <li>&lt; 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C</li> </ul>	Y6 [ 10 GND [ 11	47 A6 46 GND			
<ul> <li>Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors</li> </ul>	Y7 [ 12 Y8 [ 13 Y9 [ 14	45   A7 44   A8 43   A9			
Supports Live Insertion	Y10 15 Y11 16				
<ul> <li>Distributed V<sub>CC</sub> and GND Pin Configuration Minimizes High-Speed Switching Noise</li> </ul>	Y12 [ 17 GND [ 18	40 🛛 A12			
<ul> <li>Flow-Through Architecture Optimizes PCB Layout</li> </ul>	Y13 19 Y14 20	38 🛛 A13			
<ul> <li>Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink</li> </ul>	Y15[21 V <sub>CC</sub> [22	36 A15 35 V <sub>CC</sub>			
Small-Outline (DGG) Packages Using 25-mil Center-to-Center Spacings	Y16 23	34 A16 33 A17			
description	GND 25 Y18 26	32 ] GND 31 ] A18			
The SN74LVT16835 is an 18-bit universal bus driver designed for low-voltage (3.3-V) V <sub>CC</sub>	OE [] 27 LE [] 28	30 ] CLK 29 ] GND			

driver designed for low-voltage (3.3-V) \ operation, but with the capability to provide a TTL interface to a 5-V system environment.

NC - No internal connection

Data flow from A to Y is controlled by the output-enable (OE) input. This device operates in the transparent mode when the latch-enable (LE)

input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of the clock. When OE is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT16835 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the input/output (I/O) pins and functionality of standard small-outline packages in the same printed circuit board area.

The SN74LVT16835 is characterized for operation from -40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



1

#### SN74LVT16835 3.3-V ABT 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCBS309D – MARCH 1994 – REVISED NOVEMBER 1996


FUNCTION TABLE

T UNCTION TABLE								
	OUTPUT							
OE	LE	CLK	Α	Y				
Н	Х	Х	Х	Z				
L	Н	Х	L	L				
L	Н	Х	Н	н				
L	L	$\uparrow$	L	L				
L	L	$\uparrow$	Н	н				
L	L	н	Х	Y0‡ Y0‡				
L	L	L	Х	Y0‡				

<sup>†</sup> Output level before the indicated steady-state input conditions were established, provided that CLK was high before LE went low

<sup>‡</sup> Output level before the indicated steady-state input conditions were established

### logic symbol§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



## SN74LVT16835 3.3-V ABT 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCBS309D - MARCH 1994 - REVISED NOVEMBER 1996

logic diagram (positive logic)



To 17 Other Channels

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, $V_{CC}$ -0.5 V to 4.6 VInput voltage range, $V_I$ (see Note 1)-0.5 V to 7 VVoltage range applied to any output in the high state or power-off state, $V_O$ (see Note 1)-0.5 V to 7 VCurrent into any output in the low state, $I_O$ 128 mACurrent into any output in the high state, $I_O$ (see Note 2)64 mAInput clamp current, $I_{IK}$ ( $V_I < 0$ )-50 mAOutput clamp current, $I_{OK}$ ( $V_O < 0$ )-50 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 3): DGG package
DL package

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .

The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. 3. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.



#### SN74LVT16835 3.3-V ABT 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCBS309D - MARCH 1994 - REVISED NOVEMBER 1996

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V <sub>CC</sub> Supply voltage				3.6	V
VIH	High-level input voltage		2		V
VIL	Low-level input voltage			0.8	V
VI Input voltage				5.5	V
ЮН	High-level output current			-32	mA
IOL	OL Low-level output current				mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled		10	ns/V
ТА	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	1	TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
VIK		V <sub>CC</sub> = 2.7 V,	lı = –18 mA				-1.2	V	
VOH		V <sub>CC</sub> = 2.7 V to 3.6 V,	I <sub>OH</sub> = -100 μA			2			
		V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = -8 mA		2.4			V	
		V <sub>CC</sub> = 3 V	I <sub>OH</sub> = -32 mA		2				
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 100 μA				0.2		
		VCC = 2.7 V	I <sub>OL</sub> = 24 mA				0.5		
VOL			I <sub>OL</sub> = 16 mA				0.4	V	
		$V_{CC} = 3 V$	I <sub>OL</sub> = 32 mA				0.5		
			I <sub>OL</sub> = 64 mA				0.55		
		V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V				10		
	Control inputs	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND				±1		
lj –			$V_{I} = V_{CC}$			1	1	μA	
	A inputs VC	V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 5.5 V				20		
			$V_{I} = 0$				-5		
loff	•	V <sub>CC</sub> = 0,	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$				±100	μA	
	A insute	No. 211	V <sub>I</sub> = 0.8 V		75			A	
l(hold)	A inputs	$V_{CC} = 3 V$	V <sub>I</sub> = 2 V		-75			μA	
IOZH		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V				1	μΑ	
IOZL		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5 V				-1	μΑ	
	$V_{CC} = 3.6 V,$ $V_{I} = V_{CC} \text{ or GND}$			Outputs high			0.12		
ICC		I <sub>O</sub> = 0,	Outputs low			5	mA		
				Outputs disabled			0.12		
$\Delta I_{CC}^{\ddagger}$		$V_{CC}$ = 3 V to 3.6 V, Other inputs at V <sub>CC</sub> or GND	One input at $V_{CC}$ – 0.6 V,				0.2	mA	
0	Control inputs	Nr. 2 V az 0				3.5		~F	
Ci	Data pins	V <sub>I</sub> = 3 V or 0				4.5		pF	
$C_0$ $V_0 = 3 V \text{ or } 0$			11		рF				

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. <sup>‡</sup> This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V <sub>CC</sub> = ± 0.2		V <sub>CC</sub> = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	1
fclock	Clock frequency		0	150	0	125	MHz
tw	Pulse duration	LE high	3.3		3.3		
		CLK high or low	3.3		3.3		ns
t <sub>su</sub> Setup time		Data before CLK↑	1.6		2.1		
	Setup time	Data before LE↓, CLK high	2.6		1.9		ns
		Data before LE $\downarrow$ , CLK low	2		1.3		1
t <sub>h</sub>		Data after CLK↑	2		2.1		
	Hold time	Data after LE↓	0.9		1.2		ns


## switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	$V_{\mbox{CC}}$ = 3.3 V $\pm$ 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP†	MAX	MIN	MAX	UNIT
fmax			150			150		MHz
<sup>t</sup> PLH	А	Y	1.7	3	5.4		6.8	ns
<sup>t</sup> PHL	A		1.6	3.2	5.9		7.7	115
<sup>t</sup> PLH	LE	Y	2.3	4	7		8.5	ns
<sup>t</sup> PHL			2.7	4.3	7.9		9.7	115
<sup>t</sup> PLH	OLK	Y	2.5	4.1	7.9		9.2	ns
<sup>t</sup> PHL	CLK	T	3.5	5.4	8.9		10.4	115
<sup>t</sup> PZH		1.2	3	5		5.9	ns	
<sup>t</sup> PZL			1.5	3	5.8		6.9	115
<sup>t</sup> PHZ	ŌĒ	Y	2.7	4.6	7.4		8.3	ns
<sup>t</sup> PLZ		1	2.8	4.7	6.7		7.2	115

<sup>†</sup>All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.



#### SN74LVT16835 3.3-V ABT 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS SCBS309D - MARCH 1994 - REVISED NOVEMBER 1996



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated