

SN74ALVCH162268

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES018G – AUGUST 1995 – REVISED JUNE 1999

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- B-Port Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

NOTE: For tape and reel order entry:
The DGGR package is abbreviated to GR.

description

This 12-bit to 24-bit registered bus exchanger is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH162268 is used for applications in which data must be transferred from a narrow high-speed bus to a wide, lower-frequency bus.


The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable (CLKEN) inputs are low. The select (\overline{SEL}) line is synchronous with CLK and selects 1B or 2B input data for the A outputs.

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path, with a single storage register in the A-to-2B path. Proper control of these inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B port. Data flow is controlled by the active-low output enables (\overline{OEA} , \overline{OEB}). These control terminals are registered, so bus direction changes are synchronous with CLK.

The B outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible and OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to OE being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

DGG OR DL PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1999, Texas Instruments Incorporated

SN74ALVCH162268
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES018G – AUGUST 1995 – REVISED JUNE 1999

description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162268 is characterized for operation from -40°C to 85°C .

Function Tables

OUTPUT ENABLE

| INPUTS | | | OUTPUTS | |
|--------|-------------------------|-------------------------|---------|--------|
| CLK | $\overline{\text{OEA}}$ | $\overline{\text{OEB}}$ | A | 1B, 2B |
| ↑ | H | H | Z | Z |
| ↑ | H | L | Z | Active |
| ↑ | L | H | Active | Z |
| ↑ | L | L | Active | Active |

A-TO-B STORAGE
 $(\overline{\text{OEB}} = \text{L})$

| INPUTS | | | | OUTPUTS | |
|-----------------------------|-----------------------------|-----|---|--------------------------|--------------------------|
| $\overline{\text{CLKENA1}}$ | $\overline{\text{CLKENA2}}$ | CLK | A | 1B | 2B |
| H | H | X | X | 1B_0^{\ddagger} | 2B_0^{\ddagger} |
| L | L | ↑ | L | L^{\dagger} | X |
| L | L | ↑ | H | H^{\dagger} | X |
| X | L | ↑ | L | X | L |
| X | L | ↑ | H | X | H |

\dagger Two CLK edges are needed to propagate data.

\ddagger Output level before the indicated steady-state input conditions were established

B-TO-A STORAGE
 $(\overline{\text{OEA}} = \text{L})$

| INPUTS | | | | | | OUTPUT |
|-----------------------------|-----------------------------|-----|-------------------------|----|----|-------------------------|
| $\overline{\text{CLKEN1B}}$ | $\overline{\text{CLKEN2B}}$ | CLK | $\overline{\text{SEL}}$ | 1B | 2B | A |
| H | X | X | H | X | X | A_0^{\ddagger} |
| X | H | X | L | X | X | A_0^{\ddagger} |
| L | L | ↑ | H | L | X | L |
| L | L | ↑ | H | H | X | H |
| X | L | ↑ | L | X | L | L |
| X | L | ↑ | L | X | H | H |

\ddagger Output level before the indicated steady-state input conditions were established




SN74ALVCH162268

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES018G – AUGUST 1995 – REVISED JUNE 1999

logic diagram (positive logic)



SN74ALVCH162268
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES018G – AUGUST 1995 – REVISED JUNE 1999

recommended operating conditions (see Note 4)

| | | | MIN | MAX | UNIT |
|-----------------|------------------------------------|------------------------------------|------------------------|-----------------|------|
| V _{CC} | Supply voltage | | 1.65 | 3.6 | V |
| V _{IH} | High-level input voltage | V _{CC} = 1.65 V to 1.95 V | 0.65 × V _{CC} | | V |
| | | V _{CC} = 2.3 V to 2.7 V | 1.7 | | |
| | | V _{CC} = 2.7 V to 3.6 V | 2 | | |
| V _{IL} | Low-level input voltage | V _{CC} = 1.65 V to 1.95 V | 0.35 × V _{CC} | | V |
| | | V _{CC} = 2.3 V to 2.7 V | 0.7 | | |
| | | V _{CC} = 2.7 V to 3.6 V | 0.8 | | |
| V _I | Input voltage | | 0 | V _{CC} | V |
| V _O | Output voltage | | 0 | V _{CC} | V |
| I _{OH} | High-level output current (A port) | V _{CC} = 1.65 V | -4 | | mA |
| | | V _{CC} = 2.3 V | -12 | | |
| | | V _{CC} = 2.7 V | -12 | | |
| | | V _{CC} = 3 V | -24 | | |
| | High-level output current (B port) | V _{CC} = 1.65 V | -2 | | |
| | | V _{CC} = 2.3 V | -6 | | |
| | | V _{CC} = 2.7 V | -8 | | |
| | | V _{CC} = 3 V | -12 | | |
| I _{OL} | Low-level output current (A port) | V _{CC} = 1.65 V | 4 | | mA |
| | | V _{CC} = 2.3 V | 12 | | |
| | | V _{CC} = 2.7 V | 12 | | |
| | | V _{CC} = 3 V | 24 | | |
| | Low-level output current (B port) | V _{CC} = 1.65 V | 2 | | |
| | | V _{CC} = 2.3 V | 6 | | |
| | | V _{CC} = 2.7 V | 8 | | |
| | | V _{CC} = 3 V | 12 | | |
| Δt/Δv | Input transition rise or fall rate | | | 10 | ns/V |
| T _A | Operating free-air temperature | | -40 | 85 | °C |

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN74ALVCH162268
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES018G – AUGUST 1995 – REVISED JUNE 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | V _{CC} | MIN | TYP† | MAX | UNIT |
|-------------------------|--|---|--------------------------|----------------------|------|------|------|
| V _{OH} | A port | I _{OH} = -100 μA | 1.65 V to 3.6 V | V _{CC} -0.2 | | | V |
| | | I _{OH} = -4 mA | 1.65 V | 1.2 | | | |
| | | I _{OH} = -6 mA | 2.3 V | 2 | | | |
| | | I _{OH} = -12 mA | 2.3 V | 1.7 | | | |
| | | | 2.7 V | 2.2 | | | |
| | | | 3 V | 2.4 | | | |
| | B port | I _{OH} = -24 mA | 3 V | 2 | | | |
| | | I _{OH} = -100 μA | 1.65 V to 3.6 V | V _{CC} -0.2 | | | |
| | | I _{OH} = -2 mA | 1.65 V | 1.2 | | | |
| | | I _{OH} = -4 mA | 2.3 V | 1.9 | | | |
| | | I _{OH} = -6 mA | 2.3 V | 1.7 | | | |
| | | | 3 V | 2.4 | | | |
| | 2.7 V | | 2 | | | | |
| | V _{OL} | A port | I _{OL} = 100 μA | 1.65 V to 3.6 V | | | |
| I _{OL} = 4 mA | | | 1.65 V | | | 0.45 | |
| I _{OL} = 6 mA | | | 2.3 V | | | 0.4 | |
| I _{OL} = 12 mA | | | 2.3 V | | | 0.7 | |
| | | | 2.7 V | | | 0.4 | |
| | | | 3 V | | | 0.55 | |
| B port | | I _{OL} = 100 μA | 1.65 V to 3.6 V | | | 0.2 | |
| | | I _{OL} = 2 mA | 1.65 V | | | 0.45 | |
| | | I _{OL} = 4 mA | 2.3 V | | | 0.4 | |
| | | I _{OL} = 6 mA | 2.3 V | | | 0.55 | |
| | | | 3 V | | | 0.55 | |
| | | | 2.7 V | | | 0.6 | |
| I _{OL} = 8 mA | | 2.7 V | | | 0.6 | | |
| | | 3 V | | | 0.8 | | |
| I _I | V _I = V _{CC} or GND | 3.6 V | | | ±5 | μA | |
| I _I (hold) | V _I = 0.58 V | 1.65 V | 25 | | μA | | |
| | V _I = 1.07 V | | -25 | | | | |
| | V _I = 0.7 V | 2.3 V | 45 | | | | |
| | V _I = 1.7 V | | -45 | | | | |
| | V _I = 0.8 V | 3 V | 75 | | | | |
| | V _I = 2 V | | -75 | | | | |
| | V _I = 0 to 3.6 V‡ | | ±500 | | | | |
| I _{OZ} § | V _O = V _{CC} or GND | 3.6 V | | | ±10 | μA | |
| I _{CC} | V _I = V _{CC} or GND, I _O = 0 | 3.6 V | | | 40 | μA | |
| ΔI _{CC} | One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND | 3 V to 3.6 V | | | 750 | μA | |
| C _i | Control inputs | V _I = V _{CC} or GND | 3.3 V | 3.5 | | pF | |
| C _{io} | A or B ports | V _O = V _{CC} or GND | 3.3 V | 9 | | pF | |

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.



SN74ALVCH162268

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES018G – AUGUST 1995 – REVISED JUNE 1999

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| | | V _{CC} = 1.8 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | UNIT | |
|--------------------|---------------------------------|--------------------------------|-----|------------------------------------|-----|-------------------------|-----|------------------------------------|-----|------|--|
| | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | | |
| f _{clock} | Clock frequency | † | | 120 | | 125 | | 150 | | MHz | |
| t _w | Pulse duration, CLK high or low | † | | 3.3 | | 3.3 | | 3.3 | | ns | |
| t _{su} | Setup time | A data before CLK↑ | | † | | 4.5 | | 4 | | 3.4 | |
| | | B data before CLK↑ | | † | | 0.8 | | 1.2 | | 1 | |
| | | SEL before CLK↑ | | † | | 1.4 | | 1.6 | | 1.3 | |
| | | CLKENA1 or CLKENA2 before CLK↑ | | † | | 3.6 | | 3.4 | | 2.8 | |
| | | CLKENB1 or CLKENB2 before CLK↑ | | † | | 3.2 | | 3 | | 2.5 | |
| | | OE before CLK↑ | | † | | 4.2 | | 3.9 | | 3.2 | |
| t _h | Hold time | A data after CLK↑ | | † | | 0 | | 0 | | 0.2 | |
| | | B data after CLK↑ | | † | | 1.3 | | 1.2 | | 1.3 | |
| | | SEL after CLK↑ | | † | | 1 | | 1 | | 1 | |
| | | CLKENA1 or CLKENA2 after CLK↑ | | † | | 0.1 | | 0.1 | | 0.4 | |
| | | CLKENB1 or CLKENB2 after CLK↑ | | † | | 0.1 | | 0 | | 0.5 | |
| | | OE after CLK↑ after CLK↑ | | † | | 0 | | 0 | | 0.2 | |

† This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 1.8 V | | V _{CC} = 2.5 V ± 0.2 V | | V _{CC} = 2.7 V | | V _{CC} = 3.3 V ± 0.3 V | | UNIT |
|------------------|-----------------|----------------|-------------------------|-----|------------------------------------|-----|-------------------------|-----|------------------------------------|-----|------|
| | | | MIN | TYP | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{max} | | | † | | 120 | | 125 | | 150 | | MHz |
| t _{pd} | CLK | B | † | | 1.6 | 6.1 | 5.9 | | 1.8 | 5.4 | ns |
| | | A (1B) | † | | 1.6 | 5.8 | 5.4 | | 1.7 | 4.8 | |
| | | A (2B) | † | | 1.6 | 5.8 | 5.3 | | 1.8 | 4.8 | |
| | | A (SEL) | † | | 2.5 | 7.3 | 6.5 | | 2.4 | 5.8 | |
| t _{en} | CLK | B | † | | 2.7 | 7.2 | 6.8 | | 2.6 | 6.1 | ns |
| t _{dis} | CLK | B | † | | 2.8 | 7.2 | 6.1 | | 2.5 | 5.9 | ns |
| t _{en} | CLK | A | † | | 2 | 6.2 | 5.6 | | 1.8 | 5.1 | ns |
| t _{dis} | CLK | A | † | | 2 | 6.5 | 5.4 | | 2.1 | 5 | ns |

† This information was not available at the time of publication.

operating characteristics, T_A = 25°C

| PARAMETER | | TEST CONDITIONS | V _{CC} = 1.8 V | V _{CC} = 2.5 V | V _{CC} = 3.3 V | UNIT |
|-----------------|-------------------------------|------------------------------------|-------------------------|-------------------------|-------------------------|------|
| | | | TYP | TYP | TYP | |
| C _{pd} | Power dissipation capacitance | C _L = 50 pF, f = 10 MHz | † | 87 | 120 | pF |
| | Outputs enabled | | † | 80.5 | 118 | |
| | Outputs disabled | | | | | |


† This information was not available at the time of publication.



SN74ALVCH162268
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS


SCES018G – AUGUST 1995 – REVISED JUNE 1999

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 1.8\text{ V}$




LOAD CIRCUIT

| TEST | S1 |
|-------------------|-------------------|
| t_{pd} | Open |
| t_{PLZ}/t_{PZL} | $2 \times V_{CC}$ |
| t_{PHZ}/t_{PZH} | GND |




VOLTAGE WAVEFORMS PULSE DURATION



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




SN74ALVCH162268 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES018G – AUGUST 1995 – REVISED JUNE 1999

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCH162268
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES018G – AUGUST 1995 – REVISED JUNE 1999


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


| TEST | S1 |
|-------------------|------|
| t_{pd} | Open |
| t_{PLZ}/t_{PZL} | 6 V |
| t_{PHZ}/t_{PHZ} | GND |




**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
PULSE DURATION**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.