SCES019I – JULY 1995 – REVISED SEPTEMBER 1999

	30E30191-JULT 1995-REVISED SEFT	_
<ul> <li>Member of the Texas Instruments Widebus<sup>™</sup> Family</li> </ul>	DGG OR DL PACKAGE (TOP VIEW)	
<ul> <li>EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process</li> </ul>		
<ul> <li>ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)</li> </ul>	2B3 [ 3 54 ] 2B4 GND [ 4 53 ] GND	
<ul> <li>Latch-Up Performance Exceeds 250 mA Per JESD 17</li> </ul>	2B2 5 52 2B5 2B1 6 51 2B6 V <sub>CC</sub> 7 50 V <sub>CC</sub>	
<ul> <li>Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors</li> </ul>	A1 [] 8 49 ]] 2B7 A2 [] 9 48 ]] 2B8	
<ul> <li>Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink</li> </ul>	GND 11 46 GND A4 12 45 2B10	
Small-Outline (DGG) Packages description	A5   13 44   2B11 A6   14 43   2B12 A7   15 42   1B12	
This 12-bit to 24-bit registered bus exchanger is designed for 1.65-V to 3.6-V V <sub>CC</sub> operation.	A8 [ 16 41 ] 1B11 A9 [ 17 40 ] 1B10 GND [ 18 39 ] GND	
The SN74ALVCH16269 is used in applications in which two separate ports must be multiplexed	A10 19 38 1B9 A11 20 37 1B8	
onto, or demultiplexed from, a single port. The device is particularly suitable as an interface between synchronous DRAMs and high-speed	A12 21 36 1B7 V <sub>CC</sub> 22 35 V <sub>CC</sub> 1B1 23 34 1B6	
microprocessors. Data is stored in the internal B-port registers on	1B2 24 33 1B5 GND 25 32 GND	
the low-to-high transition of the clock (CLK) input	1B3 26 31 1B4	

NC – No internal connection

NC || 27

30 CLKENA1

CI K

transfer in the B-to-A direction, a single storage register is provided. The select (SEL) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, extending the period during which the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables (OEA, OEB1, OEB2).

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible, and  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to  $\overline{OE}$  being routed through a register, the active state of the outputs cannot be determined before the arrival of the first clock pulse.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16269 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

when the appropriate clock-enable (CLKENA)

inputs are low. Proper control of these inputs allows two sequential 12-bit words to be

presented as a 24-bit word on the B port. For data

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1999, Texas Instruments Incorporated

SCES019I - JULY 1995 - REVISED SEPTEMBER 1999

#### **Function Tables**

OUTPUT ENABLE

	INPUTS	OUT	PUTS		
CLK	OEA	OEB	A 1B, 2		
Ŷ	Н	Н	Z	Z	
↑	Н	L	Z	Active	
Ŷ	L	н	Active	Z	
Ŷ	L	L	Active	Active	

#### A-TO<u>-B S</u>TORAGE (OEB = L)

	INPUTS						
CLKENA1	CLKENA2	CLK	Α	1B	2B		
L	Н	$\uparrow$	L	L	2B0†		
L	Н	$\uparrow$	Н	Н	2B0†		
L	L	$\uparrow$	L	L	L		
L	L	$\uparrow$	Н	Н	н		
н	L	$\uparrow$	L	1B0 <sup>†</sup>	L		
н	L	$\uparrow$	Н	1B0 <sup>†</sup>	н		
н	Н	Х	Х	1B0†	2B0†		

<sup>†</sup>Output level before the indicated steady-state input conditions were established


#### B-TO-A STORAGE ( $\overline{OEA} = L$ )

	OUTPUT			
CLK	SEL	1B	2B	Α
Х	Н	Х	Х	A0 <sup>†</sup>
Х	L	Х	Х	A <sub>0</sub> † A <sub>0</sub> †
↑	Н	L	Х	L
<b>↑</b>	Н	Н	Х	н
<b>↑</b>	L	Х	L	L
<b>↑</b>	L	Х	Н	Н

<sup>†</sup> Output level before the indicated steady-state input conditions were established



SCES019I - JULY 1995 - REVISED SEPTEMBER 1999



logic diagram (positive logic)



#### SN74ALVCH16269 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS SCES019I – JULY 1995 – REVISED SEPTEMBER 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

$\begin{array}{c} \mbox{Supply voltage range, $V_{CC}$} & \mbox{Input voltage range, $V_1$: Except I/O ports (see Note 1) $$ I/O ports (see Note 1) $$ I/O ports (see Notes 1 and 2) $$ -0.5 \mbox{V}$ Output voltage range, $V_0$ (see Notes 1 and 2) $$ -0.5 \mbox{V}$ Input clamp current, $I_{IK}$ ($V_1 < 0$) $$ -0.5 \mbox{V}$ Output clamp current, $I_{OK}$ ($V_0 < 0$) $$ Output clamp current, $I_O_K$ ($V_0 < 0$) $$ Continuous output current, $I_O$ $$ Continuous current through each $V_{CC}$ or $GND$ $$ Or $GND$ $$ Package thermal impedance, $\theta_{JA}$ (see Note 3): DGG package $$ DGG package $$ Dote $$ Dote$	$\begin{array}{c} -0.5 \ V \ to \ 4.6 \ V \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$
DGV package	
DL package	74°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage		1.65	3.6	V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
VIH	High-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V	1.7		V	
		V <sub>CC</sub> = 2.7 V to 3.6 V	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	V <sub>CC</sub> = 2.3 V to 2.7 V		0.7	V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8		
VI	Input voltage		0	VCC	V	
VO	Output voltage		0	VCC	V	
		V <sub>CC</sub> = 1.65 V		-4		
la.	High lovel output ourrest	$V_{CC} = 2.3 V$		-12	mA	
ЮН	High-level output current	$V_{CC} = 2.7 V$		-12	mA	
		$V_{CC} = 3 V$		-24		
		V <sub>CC</sub> = 1.65 V		4		
la.		V <sub>CC</sub> = 2.3 V		12	mA	
IOL	Low-level output current	$V_{CC} = 2.7 V$		12	mA	
		$V_{CC} = 3 V$		24		
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V	
Тд	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES019I - JULY 1995 - REVISED SEPTEMBER 1999

electrical characteristics over recommended ope otherwise noted)				
PARAMETER TEST CONDITIONS	V <sub>CC</sub>	MIN TYP <sup>†</sup> N	AX UNIT	
I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> -0.2		

							l
		I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> -0.2		
		$I_{OH} = -4 \text{ mA}$		1.65 V	1.2		
		I <sub>OH</sub> = -6 mA		2.3 V	2		
V <sub>OH</sub>			2.3 V	1.7		V	
		I <sub>OH</sub> = -12 mA		2.7 V	2.2		
				3 V	2.4		
		I <sub>OH</sub> = -24 mA		3 V	2		
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V		0.2	
		I <sub>OL</sub> = 4 mA		1.65 V		0.45	
N		I <sub>OL</sub> = 6 mA		2.3 V		0.4	N
VOL		40	2.3 V		0.7	V	
		I <sub>OL</sub> = 12 mA	2.7 V		0.4		
		I <sub>OL</sub> = 24 mA	3 V		0.55		
Ц		V <sub>I</sub> = V <sub>CC</sub> or GND		3.6 V		±5	μA
		V <sub>I</sub> = 0.58 V		1.65 V	25		
		V <sub>I</sub> = 1.07 V		1.65 V	-25		
		V <sub>I</sub> = 0.7 V		2.3 V	45		
II(hold)		V <sub>I</sub> = 1.7 V		2.3 V	-45		μA
. ,		V <sub>I</sub> = 0.8 V		3 V	75		
		V <sub>I</sub> = 2 V		3 V	-75		
		$V_{I} = 0$ to 3.6 V <sup>‡</sup>		3.6 V		±500	
IOZ§		V <sub>O</sub> = V <sub>CC</sub> or GND		3.6 V		±10	μΑ
ICC		$V_{I} = V_{CC}$ or GND,	IO = 0	3.6 V		40	μA
∆ICC			Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V		750	μA
Ci	Control inputs	$V_{I} = V_{CC} \text{ or } GND$		3.3 V	3.5		pF
Cio	A or B ports	$V_{O} = V_{CC} \text{ or } GND$		3.3 V	9		pF

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . <sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.  $\$  For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.



SCES019I – JULY 1995 – REVISED SEPTEMBER 1999

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			V <sub>CC</sub> =	1.8 V	۲ <mark>۰۵</mark> × ۲۰۰۵ × ۲۰۵۵ × ۲۰۵۵ × ۲۰۵۵ × ۲۰۵۵ × ۲۰۵۰۵ × ۲۰۰۵ × ۲۰۰۵ × ۲۰۰۵ × ۲۰۰۵ ×		V <sub>CC</sub> =	2.7 V	۲ <mark>0.5 × 0.5</mark> ۲ × 0.5		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock freque	ncy		†		135		135		135	MHz
tw	Pulse duration	on, CLK high or low	+		3.3		3.3		3.3		ns
		A data before CLK↑	†		2		2		1.7		
	Setup time	B data before CLK↑	†		2.2		2.1		1.8		
t <sub>su</sub>		SEL before CLK↑	+		1.6		1.6		1.3		ns
		CLKENA1 or CLKENA2 before CLK	+		1		1.2		0.9		
		OE before CLK↑	†		1.5		1.6		1.3		
		A data after CLK↑	†		0.7		0.6		0.6		
		B data after CLK↑	†		0.7		0.6		0.6		
th	Hold time	SEL after CLK↑	†		1.1		0.7		0.7		ns
		CLKENA1 or CLKENA2 after CLK↑	†		1		0.8		1.1		
		OE after CLK↑	†		0.8		0.8		0.8		

<sup>†</sup> This information was not available at the time of publication.

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> =	1.8 V	V <sub>CC</sub> = ± 0.2	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	= ۷ <sub>CC</sub> ± 0.3	3.3 V 3 V	UNIT
		(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			†		135		135		135		MHz
4	CLK	В		†	1	8.2		7.3	1	6.2	ns
<sup>t</sup> pd	CLK	A		†	1	6.4		5.8	1	5	115
	OL K	В		†	1	7.9		6.7	1	6.1	ns
t <sub>en</sub>	CLK	A		†	1	7.6		6.2	1	5.9	115
<sup>t</sup> dis		В		†	1	8.1		6.9	1	6.1	
	CLK	A		†	1	7.5		6.8	1	5.6	ns

<sup>†</sup> This information was not available at the time of publication.


# operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
		All outputs enabled	C <sub>1</sub> = 50 pF. f = 10 MHz	†	87	120	рF
C <sub>pd</sub>	capacitance per exchanger	All outputs disabled	C <sub>L</sub> = 50 pF, f = 10 MHz	†	80.5	118	рг

<sup>†</sup> This information was not available at the time of publication.



SCES019I - JULY 1995 - REVISED SEPTEMBER 1999




- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.

  - E. tPLZ and tPHZ are the same as tdis.
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G. tpl H and tpHI are the same as tpd.

#### Figure 1. Load Circuit and Voltage Waveforms



SCES019I - JULY 1995 - REVISED SEPTEMBER 1999




- NOTES: A. CI includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2 ns, t<sub>f</sub>  $\leq$  2 ns.

  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpLz and tpHz are the same as tdis.
  - F. tp71 and tp7H are the same as ten.
  - G. tpi H and tpHi are the same as tpd.

#### Figure 2. Load Circuit and Voltage Waveforms



SCES019I - JULY 1995 - REVISED SEPTEMBER 1999



- NOTES: A. CL includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

  - D. The outputs are measured one at a time with one transition per measurement.
  - E. tpl 7 and tpH7 are the same as tdis.
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G. tPLH and tPHL are the same as tpd.

#### Figure 3. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated