SCES028F - JULY 1995 - REVISED FEBRUARY 1999

- **Member of the Texas Instruments** Widebus™ Family
- **EPIC** ™ (Enhanced-Performance Implanted **CMOS) Submicron Process**
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883. Method 3015: Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **Package Options Include Plastic Shrink** Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 12-bit to 24-bit registered bus exchanger is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH16270 is used in applications in which data must be transferred from a narrow high-speed bus to a wide lower-frequency bus.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate CLKEN inputs are low. The select (SEL) line selects 1B or 2B data for the A outputs. For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path, with a single storage register in the A-to-2B path.

DGG OR DL PACKAGE (TOP VIEW)

		U		¬ —
OEA				OEB
CLKEN1B				CLKENA2
2B3 [54	2B4
GND [GND
2B2 [5		52] 2B5
2B1 [6		51] 2B6
v _{cc} [7		50] v _{cc}
A1 [49] 2B7
A2 [9		48] 2B8
A3 [10		47] 2B9
GND [11			GND
A4 [12		45] 2B10
A5 [13		44] 2B11
A6 [14		43] 2B12
A7 [15		42] 1B12
A8 [41] 1B11
A9 [17		40] 1B10
GND [18		39] GND
A10 [19		38] 1B9
A11 [20		37] 1B8
A12 [21		36] 1B7
V _{CC} [22		35] v _{cc}
1B1 [34] 1B6
1B2 [24		33] 1B5
GND [25		32	
1B3 [26		31] 1B4
CLKEN2B [27		30	
SEL [28		29] CLK

Proper control of the CLKENA inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B port. Data flow is controlled by the active-low output enables (OEA, OEB). The control terminals are registered to synchronize the bus-direction changes with CLK.

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible and \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to OE being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16270 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.



SCES028F - JULY 1995 - REVISED FEBRUARY 1999

Function Tables

OUTPUT ENABLE

	INPUTS		OUT	PUTS
CLK	OEA	OEB	Α	1B, 2B
1	Н	Н	Z	Z
1	Н	L	Z	Active
1	L	Н	Active	Z
1	L	L	Active	Active

A-TO-B STORAGE (OEB = L)

			`	,		
	INPUTS			OUTPUTS		
CLKENA1	CLKENA2	CLK	Α	1B	2B	
L	Н	Х	Χ	1B ₀ †	2B ₀ †	
L	Н	X	Χ	1B ₀ †	2B ₀ †	
L	L	\uparrow	L	L‡	L	
L	L	\uparrow	Н	н‡	Н	
Н	L	\uparrow	L	1B ₀ †	L	
Н	L	\uparrow	Н	1B ₀ †	Н	
Н	Н	Χ	Χ	1B ₀ †	2B ₀ †	

[†]Output level before the indicated steady-state input conditions were established

B-TO-A STORAGE (OEA = L)


	OUTPUT					
CLKEN1B	CLKEN2B	CLK	SEL	1B	2B	Α
Н	Х	Χ	Н	Χ	Х	A ₀ †
Х	Н	Χ	L	Χ	X	A ₀ †
L	Χ	\uparrow	Н	L	X	L
L	Χ	\uparrow	Н	Н	X	Н
Х	L	\uparrow	L	Χ	L	L
Х	L	\uparrow	L	Χ	Н	Н

[†]Output level before the indicated steady-state input conditions were established



[‡]Two CLK edges are needed to propagate data.

logic diagram (positive logic)



SCES028F - JULY 1995 - REVISED FEBRUARY 1999

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I : Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5 \text{ V}$
Output voltage range, VO (see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
VCC	Supply voltage		1.65	3.6	V
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}		
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	
V_{IL}	V _{CC} = 2.7 V to 3.0 Input voltage Output voltage V _{CC} = 1.65 V	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
VI	Input voltage		0	VCC	V
VO	Output voltage		0	VCC	V
		V _{CC} = 1.65 V		-4	
la	Vcc	V _{CC} = 2.3 V		-12	A
IOH	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12	mA
		V _{CC} = 3 V		-24	
		V _{CC} = 1.65 V		4	
la.	Loudoud output ourrent	V _{CC} = 2.3 V		12	
IOL	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	
Δt/Δν	Input transition rise or fall rate	<u>.</u>		10	ns/V
T _A	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES028F - JULY 1995 - REVISED FEBRUARY 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TEST CO	ONDITIONS	VCC	MIN	TYP [†]	MAX	UNIT
		I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.	.2		
		I _{OH} = -4 mA		1.65 V	1.2	-0.2 2 2 7 2 4 2 0.2 0.45 0.4 0.7 0.4 0.55 ±5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5		
		I _{OH} = -6 mA		2.3 V	2		0.2 0.45 0.4 0.7 0.4 0.55 ±5 ±10 40 750	
Vон				2.3 V	1.7			V
		I _{OH} = -12 mA		2.7 V	2.2			
				3 V	2.4			
		I _{OH} = -24 mA		3 V	2			
		I _{OL} = 100 μA		1.65 V to 3.6 V			0.2	
		I _{OL} = 4 mA		1.65 V			0.45	
\/a.		$I_{OL} = 6 \text{ mA}$		2.3 V			0.4	V
VOL		lo 12 m/	2.3 V			0.7	V	
	I _{OL} = 12 mA	2.7 V			0.4			
		I _{OL} = 24 mA		3 V			0.55	
lį		V _I = V _{CC} or GND		3.6 V			±5	μΑ
	Ц	V _I = 0.58 V	1.65 V	25				
		V _I = 1.07 V		1.65 V	-25			
		V _I = 0.7 V		2.3 V	45			
I _{I(hold)}		V _I = 1.7 V		2.3 V	-45			μΑ
		V _I = 0.8 V		3 V	75			
		V _I = 2 V		3 V	-75			
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500	
l _{OZ} §		VO = VCC or GND		3.6 V			±10	μΑ
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ
∆lcc		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		3.5		pF
C _{io}	A or B ports	VO = VCC or GND		3.3 V		9		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 $[\]mbox{\ensuremath{\$}}\mbox{ For I/O ports, the parameter IOZ}$ includes the input leakage current.

SCES028F - JULY 1995 - REVISED FEBRUARY 1999

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			V _{CC} =	1.8 V	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock freque	ency		†		150		150		150	MHz
t _W	Pulse durati	on, CLK high or low	†		3.3		3.3		3.3		ns
		A data before CLK↑	†		4.1		3.8		3.1		
	Setup time	B data before CLK↑	†		0.9		1.2		0.9		
t _{su}		CLKENA1 or CLKENA2 before CLK↑	†		3.5		3.2		2.7		ns
		CLKEN1B or CLKEN2B before CLK↑	†		3.4		3		2.6		
		OE data before CLK↑	†		4.4		3.9		3.2	# 0.3 V NAX 150 1 3.3 3.1 0.9 2.7 2.6	
		A data after CLK↑	†		0		0		0.2		
		B data after CLK↑	†		1.4		1		1.7		
t _h	Hold time	CLKENA1 or CLKENA2 after CLK↑	†		0		0.1		0.3		ns
		CLKEN1B or CLKEN2B after CLK↑	†		0		0		0.6		
		OE after CLK↑	†		0		0		0.1		

[†] This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	1.8 V	V _{CC} =	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} =	3.3 V 3 V	UNIT
	(IIVF OT)	(0011-01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			†		150		150		150		MHz
	OLK	В		†	1.5	5.9		5.8	1.1	5.1	
t _{pd}	CLK	А		†	1.2	5.4		5.4	1	4.7	ns
·	SEL	А		†	1.4	6.2		6.4	1	5.5	
t _{en}	CLK	A or B		†	1.5	7		6.8	1	6	ns
t _{dis}	CLK	A or B		†	1.9	7.2		6.5	1.1	5.8	ns

[†] This information was not available at the time of publication.


operating characteristics, T_A = 25°C

DADAMETED			PARAMETER TEST CONDITIONS				UNIT
	FARAIVIETER		TYP TYP TYP		ONIT		
	Power dissipation	Outputs enabled	C ₁ = 50 pF. f = 10 MHz	†	87	120	pF
Cpd	capacitance	Outputs disabled	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	†	80.5	118	þг

[†] This information was not available at the time of publication.

SCES028F - JULY 1995 - REVISED FEBRUARY 1999

PARAMETER MEASUREMENT INFORMATION V_{CC} = 1.8 V




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. tpZL and tpZH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

SCES028F - JULY 1995 - REVISED FEBRUARY 1999

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.5 V \pm 0.2 V




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



SCES028F - JULY 1995 - REVISED FEBRUARY 1999

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpl 7 and tpH7 are the same as tdis-
 - F. tpzL and tpzH are the same as ten.
 - G. tpl H and tpHI are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated