#### SN54LVT16501, SN74LVT16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS147G – MAY 1992 – REVISED NOVEMBER 1996

<ul> <li>State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power</li> </ul>	SN54LVT16501 SN74LVT16501 DG (TOP V	G OR DL PACKAGE
Dissipation		
<ul> <li>Members of the Texas Instruments</li> </ul>		56 GND
<i>Widebus</i> ™ Family	LEAB [] 2 A1 [] 3	55 CLKAB 54 B1
<ul> <li>Support Mixed-Mode Signal Operation (5-V</li> </ul>	GND 4	53 GND
Input and Output Voltages With 3.3-V $V_{CC}$ )	A2 5	52 B2
<ul> <li>Support Unregulated Battery Operation</li> </ul>	A3 [] 6	51 B3
Down to 2.7 V		50 V <sub>CC</sub>
		49 B4
<ul> <li>UBT<sup>™</sup> (Universal Bus Transceiver)</li> <li>Combines D-Type Latches and D-Type</li> </ul>	A5 [] 9	48 B5
Flip-Flops for Operation in Transparent,		47 B6
Latched, or Clocked Mode	GND [] 11	46 GND
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> </ul>	A7 [ 12	45 B7
< 0.8 V at $V_{CC}$ = 3.3 V, $T_A$ = 25°C	A8 🛛 13	44 🛛 B8
	A9 🛛 14	43 <b>B</b> 9
<ul> <li>ESD Protection Exceeds 2000 V Per</li> <li>Mill STD 202 Method 2015: Exceeds 200 V</li> </ul>	A10 🛛 15	42 🛛 B10
MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model	A11 🚺 16	41 🛛 B11
(C = 200  pF, R = 0)	A12 🚺 17	40 🛛 B12
	GND 🚺 18	39 🛛 GND
Latch-Up Performance Exceeds 500 mA	A13 🚺 19	38 🛛 B13
Per JEDEC Standard JESD-17	A14 🛿 20	37 🛛 B14
Bus Hold on Data Inputs Eliminates the	A15 🛛 21	36 🛛 B15
Need for External Pullup/Pulldown	V <sub>CC</sub> [] 22	35 🛛 V <sub>CC</sub>
Resistors	A16 🛛 23	34 🛛 B16
<ul> <li>Support Live Insertion</li> </ul>	A17 🛛 24	33 B17
<ul> <li>Distributed V<sub>CC</sub> and GND Pin Configuration</li> </ul>	GND 25	32 🛛 GND
Minimizes High-Speed Switching Noise	<u>A18</u> 26	31 B18
Flow-Through Architecture Optimizes	OEBA 27	30 CLKBA
PCB Layout	LEBA L 28	29 GND

Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

**Package Options Include Plastic 300-mil** 

## description

The 'LVT16501 are 18-bit universal bus transceivers designed for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and UBT are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



### description (continued)

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and OEBA is active low).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor. The minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVT16501 is available in TI's shrink small-outline (DL) and thin shrink small-outline (DGG) packages, which provide twice the input/output (I/O) pin count and functionality of standard small-outline packages in the same printed circuit board area.

The SN54LVT16501 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C. The SN74LVT16501 is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.

	INPUTS								
OEAB	LEAB	CLKAB	Α	В					
L	Х	Х	Х	Z					
н	Н	Х	L	L					
н	Н	Х	Н	н					
н	L	$\uparrow$	L	L					
н	L	$\uparrow$	Н	н					
н	L	Н	Х	в <sub>0</sub> ‡ во§					
н	L	L	Х	в <sub>0</sub> §					

#### FUNCTION TABLE<sup>†</sup>

<sup>†</sup> A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

<sup>‡</sup>Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low


§ Output level before the indicated steady-state input conditions were established



## SN54LVT16501, SN74LVT16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS147G - MAY 1992 - REVISED NOVEMBER 1996

## logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



### SN54LVT16501, SN74LVT16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS147G - MAY 1992 - REVISED NOVEMBER 1996

## logic diagram (positive logic)



To 17 Other Channels

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> –0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1) –0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V <sub>O</sub> (see Note 1) $\ldots$ –0.5 V to 7 V
Current into any output in the low state, I <sub>O</sub> : SN54LVT16501
SN74LVT16501 128 mA
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVT16501
SN74LVT16501 64 mA
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 3): DGG package
DL package 1.4 W
Storage temperature range, T <sub>stg</sub>

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book.* 



## SN54LVT16501, SN74LVT16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS147G - MAY 1992 - REVISED NOVEMBER 1996

## recommended operating conditions (see Note 4)

						SN74LVT16501		
			MIN	MAX	MIN	MAX	UNIT	
Vcc	Supply voltage	2.7	3.6	2.7	3.6	V		
VIH	High-level input voltage	2		2		V		
VIL	Low-level input voltage		0.8		0.8	V		
VI	Input voltage		5.5		5.5	V		
ЮН	High-level output current			-24		-32	mA	
IOL	Low-level output current		48		64	mA		
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V	
ТА	Operating free-air temperature		-55	125	-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



## SN54LVT16501, SN74LVT16501 **3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS SCBS147G - MAY 1992 - REVISED NOVEMBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEOT			SN	54LVT16	501	SN7	'4LVT16	501	UNIT
PA	RAMEIER	IESI	CONDITIC	JNS	MIN	түр†	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		V <sub>CC</sub> = 2.7 V,	l <sub>l</sub> = -18	mA			-1.2			-1.2	V
N/		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	IOH = -'	100 μA	V <sub>CC</sub> -0	.2		V <sub>CC</sub> -0	.2		
		V <sub>CC</sub> = 2.7 V,	IOH = -{	3 mA	2.4			2.4			V
VOH			I <sub>OH</sub> = -2	24 mA	2						V
		V <sub>CC</sub> = 3 V	Іон = –3	32 mA				2			
			$I_{OL} = 10$	0 μΑ			0.2			0.2	
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 24	l mA			0.5			0.5	
\/~.			I <sub>OL</sub> = 16	6 mA			0.4			0.4	V
VOL		$\lambda = 2\lambda$	I <sub>OL</sub> = 32	2 mA			0.5			0.5	v
	V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 48	3 mA			0.55					
			$I_{OL} = 64$	l mA						0.55	
	Control pins	V <sub>CC</sub> = 3.6 V,	$V_{I} = V_{C}$	C or GND			±1			±1	
	Control pins	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V		10			10			
lj –	A or B ports‡	V <sub>CC</sub> = 3.6 V	VI = 5.5	V	120					20	μA
			$V_{I} = V_{CO}$	0			1			1	
			V <sub>I</sub> = 0				-5			-5	
l <sub>off</sub>		$V_{CC} = 0,$	VI or VO	) = 0 to 4.5 V						±100	μA
	A or B ports		V <sub>I</sub> = 0.8 V		75			75			۸
l(hold)	A OF B POILS	V <sub>CC</sub> = 3 V	V <sub>1</sub> = 2 V		-75			-75			μA
IOZH		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V							1	μΑ
IOZL		V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5	5 V						-1	μA
		$V_{CC} = 3.6 V,$ $V_{I} = V_{CC} \text{ or GND}$		Outputs high			0.12			0.12	
ICC			$I_{O} = 0$ , Outputs low		5		5			mA	
		vI = vCC or GND		Outputs disabled			0.12			0.12	
		$V_{CC} = 3 V \text{ to } 3.6 V,$ Other inputs at $V_{CC}$ o	One inp r GND			0.2			0.2	mA	
Ci		V <sub>I</sub> = 3 V or 0				3.5			3.5		pF
C <sub>io</sub>		$V_{O} = 3 V \text{ or } 0$				12			12		pF

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. <sup>‡</sup> Unused pins at V<sub>CC</sub> or GND

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



## SN54LVT16501, SN74LVT16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS147G - MAY 1992 - REVISED NOVEMBER 1996

# timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				SN54LV	T16501		SN74LVT16501				
				V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		3.3 V 3 V	V <sub>CC</sub> = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	f <sub>clock</sub> Clock frequency		0	150	0	125	0	150	0	125	MHz
tw Pulse duration	LE high	3.3		3.3		3.3		3.3		ns	
t <sub>W</sub>	Fuise duration	CLK high or low	3.3		3.3		3.3		3.3		115
	A before CLKAB↑	1.6		2.1		1.6		2.1			
	t <sub>su</sub> Setup time	B before CLKBA↑	1.6		2.1		1.6		2.1		
tsu		A or B before LE↓, CLK high	3.1		2.7		2.6		1.9		ns
	A or B before LE↓, CLK low	2.6		2.0		2		1.3			
t <sub>h</sub> Hold time	Light time	A or B after CLK↑	2		2.1		2		2.1		20
	A or B after LE↓	1.3		1.2		0.9		1.2		ns	

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


				SN54LV	T16501							
PARAMETER	FROM (INPUT)	TO (OUTPUT)		V <sub>CC</sub> = 3.3 V ± 0.3 V V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX	
fmax			150		125		150			125		MHz
<sup>t</sup> PLH	DanA	A or B	1.7	5.4		6.8	1.7	3	5.4		6.8	ns
<sup>t</sup> PHL	B or A	AUB	1.6	6		7.8	1.6	3.2	5.9		7.7	115
<sup>t</sup> PLH	LEBA or LEAB	A or B	2.3	7.3		9	2.3	4	7		8.5	ns
<sup>t</sup> PHL	LEBA OF LEAD	AUB	2.7	8.2		9.8	2.7	4.3	7.9		9.7	115
<sup>t</sup> PLH	CLKBA or	A or B	2.5	8.3		9.7	2.5	4.1	7.9		9.2	ns
<sup>t</sup> PHL	CLKAB	AUB	3.5	9.4		10.7	3.5	5.4	8.9		10.4	115
<sup>t</sup> PZH		A or B	1.2	5.1		6.1	1.2	3	5		5.9	
<sup>t</sup> PZL	OEBA or OEAB	AUB	1.5	5.9		7	1.5	3	5.8		6.9	ns
<sup>t</sup> PHZ	OEBA or OEAB	A or B	2.7	7.5		8.5	2.7	4.6	7.4		8.3	20
<sup>t</sup> PLZ		AUB	2.8	6.8		7.5	2.8	4.7	6.7		7.2	ns

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.



## SN54LVT16501, SN74LVT16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS147G - MAY 1992 - REVISED NOVEMBER 1996



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated