DGG OR DL PACKAGE

(TOP VIEW)

SCES024D - JULY 1995 - REVISED MAY 2000

- **Member of the Texas Instruments** Widebus™ Family
- **EPIC** ™ (Enhanced-Performance Implanted **CMOS) Submicron Process**
- **UBT**[™] (Universal Bus Transceiver) **Combines D-Type Latches and D-Type** Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

56 GND OEAB [LEAB []2 55 CLKAB A1 **∏**3 54**∏** B1 GND 4 53 GND A2 🛮 5 52 **∏** B2 A3 **[**6 51 B3 50 V_{CC} V_{CC} [] 7 A4 | 8 49∏ B4 A5 🛮 9 48 B5 A6 🛮 10 47 ∏ B6 GND [46 GND 11 45 B7 А7 П 12 A8 🛮 13 44**∏** B8 43**∏** B9 A9 📗 14 A10 15 42 B10 A11 16 41 **∏** B11 A12 ∏17 40 **∏** B12 GND [18 39 GND A13 **∏**19 38 **∏** B13 37 B14 A14 1 20 A15 🛮 21 36 B15 V_{CC} 122 35 V_{CC} A16 23 34 🛮 B16 A17 124 33 B17 GND ∏25 32 **∏** GND A18 **[**] 26 31 **∏** B18 OEBA 27 30 CLKBA 29 **∏** GND LEBA 28

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and OEBA is active low).

To ensure the high-impedance state during power up or power down, OEBA should be tied to V_{CC} through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16501 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC, UBT, and Widebus are trademarks of Texas Instruments.



SN74ALVCH16501 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES024D – JULY 1995 – REVISED MAY 2000

FUNCTION TABLE†

	INPUTS						
OEAB	LEAB	CLKAB	Α	В			
L	Х	Х	Χ	Z			
Н	Н	Χ	L	L			
Н	Н	Χ	Н	Н			
Н	L	\uparrow	L	L			
Н	L	\uparrow	Н	Н			
Н	L	Н	Χ	В ₀ ‡ В ₀ §			
Н	L	L	Χ	В ₀ §			


[†]A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.



[‡] Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

[§] Output level before the indicated steady-state input conditions were established


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCES024D - JULY 1995 - REVISED MAY 2000

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	
Input voltage range, V _I : Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	
Output voltage range, VO (see Notes 1 and 2)	
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	64°C/W
	56°C/W
Storage temperature range, T _{stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		1.65	3.6	V	
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}			
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
	H High-level input voltage L Low-level input voltage Input voltage O Output voltage High-level output current	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$		
V_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7	V	
		V _{CC} = 2.7 V to 3.6 V		0.8		
VI	Input voltage		0	Vcc	V	
٧o	Output voltage		0	VCC	V	
		V _{CC} = 1.65 V	-4			
la	V _{IH} High-level input voltage V _{IL} Low-level input voltage V _I Input voltage V _O Output voltage IOH High-level output current IOL Low-level output current Δt/Δv Input transition rise or fall rate	V _{CC} = 2.3 V		-12	mΔ	
iОН		V _{CC} = 2.7 V		-12	mA	
		V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
la.	Low lovel output ourrant	V _{CC} = 2.3 V	12		^	
'OL	Low-level output current	V _{CC} = 2.7 V		12	mA	
	V _{CC} = 3 V			24		
Δt/Δν	Input transition rise or fall rate	-		10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74ALVCH16501 **18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS**

SCES024D - JULY 1995 - REVISED MAY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST C	ONDITIONS	Vcc	MIN	TYP [†]	MAX	UNIT
		I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.	.2		
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2					
	I _{OH} = -6 mA	2.3 V	2					
Vон				2.3 V	1.7			V
	I _{OH} = -12 mA		2.7 V	2.2				
				3 V	2.4			
		I _{OH} = -24 mA		3 V	2			
		I _{OL} = 100 μA		1.65 V to 3.6 V			0.2	
		$I_{OL} = 4 \text{ mA}$		1.65 V			0.45	
VOL		$I_{OL} = 6 \text{ mA}$	2.3 V			0.4	V	
VOL		I _{OL} = 12 mA	2.3 V			0.7	V	
	IOL = 12 IIIA	2.7 V			0.4	.		
		I _{OL} = 24 mA	3 V			0.55		
П		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ
		V _I = 0.58 V	1.65 V	25				
		V _I = 1.07 V	1.65 V	-25				
		V _I = 0.7 V	2.3 V	45				
I _I (hold)		V _I = 1.7 V	2.3 V	-45			μΑ	
		V _I = 0.8 V		3 V	75			
		V _I = 2 V	3 V	-75				
		V _I = 0 to 3.6 V [‡]		3.6 V			±500	
loz§		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ
Icc		$V_I = V_{CC}$ or GND,	I _O = 0	3.6 V			40	μΑ
∆lcc		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		4		pF
Cio	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		8		pF

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

				VCC =	1.8 V	V _{CC} =		VCC =	2.7 V	V _{CC} =		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
fclock	Clock frequency				¶		150		150		150	MHz	
	tw Pulse duration	LE high		¶		3.3		3.3		3.3		ns	
t _w	Puise duration	CLK high or low	1	¶		3.3		3.3		3.3			
		Data before CLK↑		¶		2.2		2.1		1.7			
t _{su}	Setup time	Data	CLK high	¶		1.9		1.6		1.5		ns	
	before LE↓	CLK low	¶		1.3		1.1		1				
t _h Hold time	Data after CLK↑		¶		0.6		0.6		0.7				
	Data after LE↓	CLK high or low	¶		1.4		1.7		1.4		ns		

[¶] This information was not available at the time of publication.



[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

[§] For I/O ports, the parameter IOZ includes the input leakage current.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC =	1.8 V	V _{CC} =	2.5 V 2 V	VCC =	2.7 V	V _{CC} =	3.3 V 3 V	UNIT
	(1141 01)	(0011 01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			†		150		150		150		MHz
	A or B	B or A		†	1	4.8		4.5	1	3.9	
t _{pd}	LE	A or B		†	1.1	5.7		5.3	1.3	4.6	ns
	CLK	AOIB		†	1.2	6.1		5.6	1.4	4.9	
t _{en}	OEAB	В		†	1	5.8		5.3	1	4.6	ns
t _{dis}	OEAB	В		†	1.5	6.2		5.7	1.4	5	ns
t _{en}	OEBA	А		†	1.3	6.3		6	1.1	5	ns
t _{dis}	OEBA	А		†	1.3	5.3		4.6	1.3	4.2	ns


[†] This information was not available at the time of publication.

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT	
	PARAMETER		1E31 CONDITIONS	TYP	TYP	TYP	ONIT
	Power dissipation	Outputs enabled	C ₁ = 50 pF. f = 10 MHz	†	44	54	n.E
C _{pd}	capacitance	Outputs disabled	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	†	6	6	рF

[†] This information was not available at the time of publication.

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 V$




NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Ω} = 50 Ω , $t_{f} \leq$ 2 ns, $t_{f} \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpl H and tpHI are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzi and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated