SCES030E - JULY 1995 - REVISED MAY 2000

- Member of the Texas Instruments Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- UBT[™] (Universal Bus Transceiver)
 Combines D-Type Latches and D-Type
 Flip-Flops for Operation in Transparent,
 Latched, Clocked, or Clock-Enabled Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH16600 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the

DGG OR DL PACKAGE (TOP VIEW)

	\Box	\Box	ጌ	
OEAB	1			CLKENAB
LEAB	2	55	1	CLKAB
A1	3	54	1	B1
GND	4	53	1	GND
A2	5	52	1	B2
А3	6	51	þ	B3
V_{CC}	7	50	1	V_{CC}
A4	_	49	1	B4
A5		48	1	B5
A6	10	47	1	B6
GND	11	46	1	GND
A7	12	45	1	B7
A8	13	44	1	B8
A9	14	43		B9
A10	15	42	1	B10
A11	16	41	þ	B11
A12	17	40	1	B12
GND	18	39	þ	GND
A13	19	38	1	B13
A14	20	37	•	B14
A15	21	36		B15
V_{CC}	22	35	1	V_{CC}
A16	23	34		B16
A17	24	33		B17
GND	25	32	1	GND
A18	26	31	þ	B18
OEBA	27	30	þ	CLKBA
LEBA	28	29	þ	CLKENBA

clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the high-to-low transition of CLKAB. Output enable OEAB is active low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, CLKBA, and CLKENBA.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16600 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC, UBT, and Widebus are trademarks of Texas Instruments.



SCES030E - JULY 1995 - REVISED MAY 2000

FUNCTION TABLE†


	I	NPUTS			OUTPUT
CLKENAB	OEAB	LEAB	CLKAB	Α	В
Х	Н	Х	Х	Χ	Z
Х	L	Н	Χ	L	L
Х	L	Н	Χ	Н	Н
н	L	L	Χ	Χ	в ₀ ‡ в ₀ ‡
Н	L	L	Χ	Χ	в ₀ ‡
L	L	L	\downarrow	L	L
L	L	L	\downarrow	Н	Н
L	L	L	Н	Χ	в ₀ ‡
L	L	L	L	Χ	в ₀ ‡ в ₀ §

[†] A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

[‡]Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

[§] Output level before the indicated steady-state input conditions were established

logic diagram (positive logic)



SCES030E - JULY 1995 - REVISED MAY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I : Except I/O ports (see Note 1)	
I/O ports (see Notes 1 and 2)	0.5 V to V _{CC} + 0.5 V
Output voltage range, VO (see Notes 1 and 2)	
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	64°C/W
DL package .	56°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. This value is limited to 4.6 V maximum.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vсс	Supply voltage		1.65	3.6	V
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _C C		
VIH	IH High-level input voltage Low-level input voltage Input voltage Output voltage OH High-level output current Low-level output current	V _{CC} = 2.3 V to 2.7 V	1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2		
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}	
VIL	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
٧ _I	Input voltage		0	VCC	V
٧o	Output voltage		0	Vcc	V
		V _{CC} = 1.65 V		-4	
	VO Output voltage IOH High-level output current	V _{CC} = 2.3 V		-12	^
ЮН		V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	
		V _{CC} = 1.65 V		4	
ام.	V _{CC} = 2.3 V			12	A
IOL	Low-level output current	V _{CC} = 2.7 V		12	mA
	V _{CC} = 3 V			24	
Δt/Δν	Input transition rise or fall rate			10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES030E - JULY 1995 - REVISED MAY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST CONDIT	TIONS	VCC	MIN	TYP [†]	MAX	UNIT	
		$I_{OH} = -100 \mu\text{A}$		1.65 V to 3.6 V	V _{CC} -0.	2			
		$I_{OH} = -4 \text{ mA}$		1.65 V	1.2				
		$I_{OH} = -6 \text{ mA}$		2.3 V	2				
VOH			2.3 V	1.7			V		
	$I_{OH} = -12 \text{ mA}$		2.7 V	2.2					
		3 V	2.4						
	$I_{OH} = -24 \text{ mA}$	3 V	2						
		$I_{OL} = 100 \mu\text{A}$		1.65 V to 3.6 V			0.2		
		I _{OL} = 4 mA		1.65 V			0.45		
V _{OL}	I _{OL} = 6 mA	2.3 V			0.4	V			
	le. – 12 mA	2.3 V			0.7	v			
	$I_{OL} = 12 \text{ mA}$	2.7 V			0.4				
		I _{OL} = 24 mA	3 V			0.55			
ΙΙ		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
	V _I = 0.58 V	1.65 V	25						
		V _I = 1.07 V		1.65 V	-25				
		V _I = 0.7 V	2.3 V	45					
I _I (hold)		V _I = 1.7 V		2.3 V	-45			μΑ	
		V _I = 0.8 V		3 V	75				
		V _I = 2 V		3 V	-75				
		$V_{I} = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V			±500			
loz§		V _O = V _{CC} or GND		3.6 V			±10	μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O =$	0	3.6 V			40	μΑ	
∆lcc		One input at V _{CC} – 0.6 V, Othe	er inputs at V _{CC} or GND	3 V to 3.6 V			750	μΑ	
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		4		pF	
C _{io}	A or B ports	V _O = V _{CC} or GND		3.3 V		8		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 $[\]mbox{\ensuremath{\$}}\mbox{ For I/O ports, the parameter I}_{\mbox{OZ}}\mbox{ includes the input leakage current.}$

SCES030E - JULY 1995 - REVISED MAY 2000

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

				V _{CC} =	1.8 V	V _{CC} =		V _{CC} =	2.7 V	V _{CC} =		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequency				†		150		150		150	MHz
	Pulse duration	LE high		†		3.3		3.3		3.3		
t _W	Fuise duration	CLK high or low		†		3.3		3.3		3.3		ns
		Data before CLK↑		†		1.3		1.3		1.2		
١.	Cotup time	Setup time Data before LE↓	CLK high	†		1.2		1.1		1.1		ns
^t su	t _{Su} Setup time		CLK low	†		1.8		1.5		1.5		
		CLKEN before CLK↑		†		0.7		0.7		0.8		1
		Data after CLK↑		†		1.5		1.8		1.5		
.	Hold time	I Data after I F↓ III	CLK high	†		1.6		1.9		1.6	·	ns
t _h	noid time		CLK low	†		1.2		1.6		1.3		
		CLKEN after CLK		†		1.4		1.7		1.4		

[†] This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC =	1.8 V	V _{CC} =	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} =	3.3 V 3 V	UNIT
	(INFOT)	(0011-01)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			†		150		150		150		MHz
	A or B	B or A		†	1	5.1		4.7	1	4	
t _{pd}	LEAB or LEBA	A or B		†	1	5.9		5.5	1	4.8	ns
·	CLKAB or CLKBA	AUID		†	1	7.3		6.8	1.3	5.7	
t _{en}	OEAB or OEBA	A or B		†	1	6.5		6.3	1.1	5.2	ns
^t dis	OEAB or OEBA	A or B		†	1	5.1		4.7	1.2	4.4	ns

[†] This information was not available at the time of publication.


operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		PARAMETER TEST CONDITIONS			TEST CONDITIONS V _{CC} = 1.8 V V _{CC} = 2.5 V		UNIT	
	PARAMETER		TEST CONDITIONS	TYP	TYP	TYP	UNIT	
	Power dissipation Outputs enab		C 50 pE	†	43	56	nE.	
C _{pd} ca	capacitance	Outputs disabled	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	†	6	6	pF	

[†] This information was not available at the time of publication.

SCES030E - JULY 1995 - REVISED MAY 2000


PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 V$



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z $_{O}$ = 50 Ω , t $_{f}$ \leq 2 ns, t $_{f}$ \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.5 V \pm 0.2 V




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50~\Omega$, $t_f \leq$ 2 ns, $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



SCES030E - JULY 1995 - REVISED MAY 2000

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_{\rm f} \leq$ 2.5 ns, $t_{\rm f} \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpl 7 and tpH7 are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated